Field Engineering
Theory-Maintenance

System/3 Model 6 5406 Processing Unit and Attachments

Preface

Abbreviations

XR

This manual is a combined theory-diagram and maintenance manual for the 5406 Processing Unit. It is divided into eleven sections, and with the following exceptions it is a self-contained manual:

TNL SN34-0043 to SY34-0022-1

- 1. Sections 2 through 6 are the diagrams for the processing unit, and must be used in conjunction with the Field Engineering Theory of Operations Manual, *IBM System/3 Model 6 5406 Processing Unit*, Order No. SY34-0023.
- 2. Section 8 is the disk file attachment manual which is a separate theory-diagram manual. The Field Engineering Theory-Diagrams Manual (*IBM System/3 5444 Disk Storage Drive Attachment*, Order No. SY34-0021) can be inserted, in sequence, in this manual.
- 3. The binary synchronous communications adapter (BSCA) and serial input output channel (SIOC) feature attachment manuals are separate theory-diagrams manuals which are also required if these features are present on the system.

The eleven sections of the manual are as follows:

Section	Title
1	System Maintenance
2	Error Conditions
3	Data Flow
4	Functional Units CPU Sections
5	Operations
6	Power and Cooling
7	Keyboard and Console
8	Disk File Attachment (separate manual)
9	Printer and Ledger Card Device Attachments
10	Data Recorder Attachments
11	CRT Attachment

Other manuals necessary to understand and service the IBM System/3 Model 6 are:

- 1. Field Engineering Parts Catalog, *IBM 5406 Processing Unit*, Order No. S134-0001
- 2. Field Engineering Maintenance Diagrams, *IBM System/3 Serial I/O Channel Attachment*, Order No. SY31-0275
- 3. Field Engineering Maintenance Diagrams, *IBM System/3 Binary Synchronous Communications Adapter*, Order No. SY31-0258
- 4. Field Engineering Theory-Maintenance Diagrams, *IBM 5496 Data Recorder Online Feature*, Order No. SY31-0279
- 5. Field Engineering Theory-Maintenance Manual, *Elastic Diaphragm Encoded Keyboards*, Order No. SY27-0073
- 6. Maintenance Library Theory-Maintenance Manual, *IBM 2222 Printer Models 1 and 2*, Order No. SY24-3585

Second Edition (February 1971)

This is a revision of, and obsoletes SY34-0022-0. Changes and corrections were made to -all chapters and sections. The basic content and format remain the same.

Within this manual, System/3 machines made for use in the United States are referred to as domestic machines, machines made for use in countries other than the United States are referred to as World Trade machines.

Changes to the information in this manual will be reported in subsequent revisions or supplements.

Copies of this and other IBM publications can be obtained through IBM Branch Offices.

A form for readers' comments is provided at the back of this publication. If the form has been removed, send your comments to IBM Corporation, General System Division, Systems Publications, Department 707, Boca Raton, Florida 33432.

©Copyright International Business Machines Corporation 1970, 1971

	AAR	A field Address Register
	ALD	Automated Logic Diagram
	ALU	Arithmetic Logic Unit
	ARR	Address Recall Register
	BAR	B field Address Register
	BSCA	Binary Synchronous Communications Adapter
	BSM	Basic Storage Module
	CPU	Central Processing Unit
	CR	Condition Register
	CRR	Condition Recall Register
	CRTAR	CRT Address Register
	DA	Device Address
	DBI	Data Bus In
	DBO	Data Bus Out
	DFCR	Disk File Control Register
	DFDR	Disk File Data Register
	DPF	Dual Program Feature (not used on the 5406)
	DRAR	Data Recorder Address Register
	DRR	Data Recall Register
	EBCDIC	Extended Binary Coded Decimal Interchange Code
	IAR	Instruction Address Register
	I/O	Input—Output
	K	Thousand
1	LCD	Ledger Card Device
•	LCR	Length Count Register
	LCRR	Length Count Recall Register
1	LLAR	Locate Line Address Register
٠	LSR	Local Storage Register
	MAP	Maintenance Analysis Procedure
	MST	Monolithic System Technology
	PC	Parity Check
	PCAR	Print Command Address Register
	PDAR	Print Data Address Register
	PG	Parity Generate
	POR	Power On Reset
	PSR	Program Status Register
	SAR	Storage Address Register
	SDR	Storage Data Register
	SIOC	Serial Input Output Channel
	ND.	T. 1. D.

Index Register

5406 FETMM (6/71)

Contents


Section 1.	System Maintenance		
Chapter 1.	Reference Data		1-101
Chapter 2.	Console and Maintenance Facilities		1-201
Chapter 3.	Preventive Maintenance		1-301
Chapter 4.	Checks, Removals, and Adjustment		1-401
Chapter 5.	Power and Cooling		1-501
Chapter 6.	Locations		1-601
Section 2.	Processing Unit		
Error Cond	ditions		2-010
Section 3.	Processing Unit		
	· · · · · · · · · · · · · · · · · · ·		3-010
Data i low		•	00.0
Section 4.	Processing Unit		
Functional	Units	•	4-010
Costion E	Processing Unit		
Operations		•	5-005
Section 6.	Processing Unit		
Power and	Cooling		6-010
Section 7.	Keyboard and Console		
Chapter 1.	Introduction		7-101
	Functional Units		7-201
	Operations		7-301
•	•		
Section 8.	Disk Storage Drive Attachment (separate manu	ıal)	
Chapter 1.	Introduction		8-101
Chapter 2.	Functional Units		8-201
Chapter 3.	Operations	•	8-301
Section 9.	Printer and Ledger Card Device Attachments		
			0.101
	Printer Attachment Introduction	•	
-	Printer Attachment Functional Units	•	9-201
•	Printer Attachment Operations	•	9-301
	Ledger Card Device Attachment Introduction	٠	9-401
	Ledger Card Device Attachment Functional		0.504
	Ledger Card Device Attachment Operations		
nantar 6	Legger Card Device Attachment (Ingrations		น.ผกา


Section 10.	. Data Recorder A	۱tta	ich	me	nt				
Chapter 1.	Introduction .								10-10
Chapter 2.	Functional Units								10-20
Chapter 3.	Operations								10-30
Section 11.	. CRT Attachmen	t							
Chapter 1.	Introduction .								11-10
Chapter 2.	Functional Units								11-20
Chapter 3.	Operations								11-30

TNL SN34-0043 to SY34-0022-1 5406 FETMM (6/71) iii



Register Reset








Boolean Algebra Symbols


- In a line name means "And"
- + In a line name means "Or"

(xx - - - x) Indicates a line name that does not exist as an actual ALD name, but used to better explain the function of a line or block











* Indicates a point that can be scoped on back-panel pins.




Decision Block on a Flowchart (Asks a question)



Single quotes in the block indicate a line name, flip latch, or flip flop name









Legend

REGISTER (REG)

- A register is a functional logic block consisting of a group of associated triggers (TR) with common lines such as reset (R), control (C), etc. Common gates may also be included.
- Common Section.

Contains lines common to one or more logic elements.


Data Section


The inputs and/or outputs shall be grouped and shall be interconnected with lines and connecting symbol.


Name

The common section shall have the name "REG".

Examples:







DECODER (DCD)

- A functional logic block in which inputs and outputs are assigned numeric values.
 An output line is active when and only when its value (number) is equal to the sum of the values of all active input lines.
- Note: At any given time there is only one sum. If all input lines are inactive, the sum is zero.
- Common Section.

When gating is used, the gating line and gated line shall be cross-related by labeling with a letter, rather than a numeral. These common lines shall be drawn to the common section. The common section is not used if there are no common lines.


Data Section.


The inputs to a decode block shall be number 1, 2, 4, 8, 16, etc. The outputs shall be numbered to reflect the sum of the active inputs required for each decode output.

Name

The common section (when used) shall have the name "DCD"; when the common section is not used, the data section shall have the name "DCD".

Example 1: Decoder without gating.





.

Section 1. System Maintenance

Contents

This section of the combined theory-maintenance manual (FETMM) contains the maintenance procedures for the 5406. It is divided into six chapters as follows:

Chapter 1. Reference Data

Chapter 2. Console and Maintenance Facilities

Chapter 3. Preventive Maintenance


Chapter 4. Checks, Adjustments, and Removals

Chapter 5. Power and Cooling

Chapter 6. Locations

Chapter 1. Reference Data 1-101

Instructions 1-101 Instruction Codes and Addressing Schemes 1-102 Instruction and Machine Cycles 1-103 Test I/O and Branch Instruction 1-104 Load I/O Instruction 1-105 Start I/O Operation 1-106 Sense Instruction (3 Parts) 1-107 through 1-109 I/O Control Fields 1-110 CPU Sense and Condition Code Response 1-111 Condition Register Settings and Hexadecimal and Decimal Conversion Chart 1-112 Hexadecimal Addition and CPU Timing 1-113 Local Store Registers and Data Flow 1-114 Cycle Pattern, Data Storage and Sign Control 1-115 Code Conversion Chart (2 Parts) 1-116, 1-117 CRT Code Conversion Chart 1-118



BR0435

Chapter 2. Console and Maintenance Facilities 1-201

Integrated Maintenance Package 1-201
System Console (2 Parts) 1-202, 1-203
Field Engineer Console (4 Parts) 1-204 through 1-207
Special Tools (2 Parts) 1-208, 1-209
Alternate Program Load Device (2 Parts) 1-210, 1-211

Chapter 3. Preventive Maintenance 1-301

Preventive Maintenance Chart 1-301

Chapter 4. Checks, Adjustments, and Removals 1-401

Storage Module (11 Parts) 1-401 through 1-408C Keyboard 1-409 Single Shots 1-410 5444 Disk 1-411 5496 Data Recorder 1-412

Chapter 5. Power and Cooling 1-501

Power Input, Output, Sequencing, and MST Regulators 1-501
-4 Volt and +6 Volt Power Supplies 1-502
Power Supply Test Points 1-503

Chapter 6. Locations 1-601

Covers and Panels 1-601
Logic Gates 1-602
Power Supplies 1-603
Power Controls 1-604
Power and Cable Channel 1-605

Appendix A. Special Circuits 1-A1

Appendix B. World Trade 1-B1

5406 FETMM (6/70) SYSTEM MAINTENANCE-Safety

Safety

PERSONAL SAFETY

Ensure your own safety by making it an everyday practice to use caution at all times and by being aware of potentially dangerous areas of the machine. Be sure to read and follow the safety suggestions in Form No. 229-1264, a pocket-sized card issued to all IBM Customer Engineers.

Remember:

- Loose clothing can become entangled in moving parts of the machine.
- Drive belts, because of their internal cable construction, can cause serious injury. Do not crank a machine by pulling on the drive belts.
- Heat sinks are at an electrical potential. Do not short heat sinks to each other or to the machine side frame.
- Always unplug machine power and wait one full minute before attempting repairs or adjustments in the power supply area.
- Voltages developed in the resonant circuit of regulating power supplies are apt to be much greater than the line voltages.
- Follow the specific safety precautions that accompany many of the adjustment procedures in this manual.

EQUIPMENT SAFETY

Electrical

Always replace blown fuses with fuses of the same type and rating. Using fuses of a different type or higher rating could result in component damage. Remove power from the machine before replacing MST cards, magnets, or solenoids. Failure to do this could result in damage to a card being replaced or to other cards in the net.

Mechanical

Do not operate the machine under power with units disassembled, removed, or maladjusted. Keep tools clear of the mechanism when the machine is operating under power.

CAUTION

Do not use IBM cleaning fluid on plastic parts.

Chapter 1. Reference Data

This section contains charts, listings, and diagrams giving general information for diagnosing system failures.

The following sections of this manual (sections 2 through 11) contain the flowcharts, timing charts, and diagrams for the central processing unit and attachments. The reference material found in this chapter is a collection of the most frequently used data found in these chapters. For more detailed information on any of the data found in this chapter, refer to the chapter that fully explains the area that you are working on.

For diagnostic techniques, refer to the maintenance analysis procedures (MAP) chart user's guide. The MAP charts help to isolate machine troubles without the use of an oscilloscope.

	Mnem	Ор	Q	Opera	nds		Comments
Two Address Instruction	ZAZ AZ SZ MVX ED ITC MVC CLC ALC SLC	X4 X6 X7 X8 XA XB XC XD XE XF	L1L2 L1L2 L1L2 L1 L1 L1 L L				Zero and add zoned Add zoned decimal Subtract zoned decimal Move hex characters Edit Insert and test characters Move characters Compare logical characters Add logical characters Subtract logical characters
		0 1 2 4 5 6 8 9		0	p1 p1 p1 Op2 Op2 Op2 Op2 Op2 Op2 Op2 Op2	Op2 Op2 Op2 o2	Op1 direct, Op2 direct Op1 direct, Op2 indexed by XR1 Op1 direct, Op2 indexed by XR2 Op1 indexed by XR1, Op2 direct Op1 indexed by XR1, Op2 indexed by XR1 Op1 indexed by XR1, Op2 indexed by XR2 Op1 indexed by XR1, Op2 indexed by XR2 Op1 indexed by XR2, Op2 direct Op1 indexed by XR2, Op2 indexed by XR1 Op1 indexed by XR2, Op2 indexed by XR1
One Address Instruction (Non-Branch)	SNS LIO ST L A TBN TBF SBN SBF MVI CLI	Y0 Y1 Y4 Y5 Y6 Y8 Y9 YA YB YC YD	DA¦M¦N DA¦M;N Reg Reg Mask Mask Mask Mask				Sense I/O Load I/O Store register Load register Add to register Test bits on Test bits off Set bits on Set bits off Move logical immediate Compare logical immediate
One Address Instruction (Branch)	BC TIO LA	3 7 8 Z0 Z1 Z2	Cond. DA M¦N Bit 6-XR Bit 7-XR	_	Addr		Op1 direct Op1 indexed by XR1 Op1 indexed by XR2 Branch on condition Test I/O and branch Load address
Command Instruction	HPL APL JC	C D E F0 F1 F2 F3	Tens DA MIN Cond.	Op2 Op2 Op2 Unit N U Numbe bytes t Contro	o jump		Op2 direct Op2 indexed by XR1 Op2 indexed by XR2 Halt program level Advance program level Jump on condition Start I/O

-								- Op C (one l							:	· · · · · · · · · · · · · · · · · · ·	Q Code		perands ———	Total Instr Length	Туре
Bits 0 - 3	-							- Bits 4	1 - 7							-	One Byte	First ——	Second——	Longin	
	0	1	2	3	4	5	6	7	8	9	А	В	С	D	Е	F					
0									////// MVX ///////		ED/	ITC	MVC	//////////////////////////////////////	ALC	//////////////////////////////////////			2 Bytes Direct	6	х
1					(////// ZAZ//				/////// /MVX		ED	ITC	MVC	cLc	ALC	SLC		2 Bytes	1 Byte Disp. Index by XR1	5	×
2				-	ZAZÍ				MVX		ED	ITC	MVC	CLC	ALC	SLC		Direct	1 Byte Disp. Index by XR2	5	х
3	SNS	LIO			ST	L	A		TBN		SBN	SBF	MVI	CLI						4	Y
4					ZAZ	-		//////////////////////////////////////	MVX		ED/	ITC			ALC	SLC		1 Byte	2 Bytes Direct	5	×
5									MVX		ED	ITC	MVC	//////////////////////////////////////	ALC	//////////////////////////////////////		Displacement	1 Byte Disp. Index by XR1	4	×
6					(ZAZ)		AZ		MVX		ED	ITC	MVC	CLC	ALC	SLC		Indexed	1 Byte Disp. Index by XR2	4	×
7	SNS	:LIO	.A	,	ST	L	A		TBN	TBF	SBN	SBF	MVI	CLI				By XR1		3	Y
8					ZAZ		AZ	//sz/	MVX		ED	ITC	MVC	CLC	ALC	SLC		1 Byte	2 Bytes Direct	5	×
9					ZAZ		AZ		MVX		ED	ITC	MVC	CLC	ALC	SLC		Displacement	1 Byte Disp. Index by XR1	4	x
Α					ZAZ		AZ		MVX		ED	ITC	MVC	cLC	ALC	SLC		Indexed	1 Byte Disp. Index by XR2	4	×
В	SNS	LIO		-	ST	L	Α		TBN	TBF	SBN		MVC					By XR2		3	Y
С	BC	TIO	LA																2 Bytes Direct	4	z
D	BC	TIO	LA		-											,			1 Byte Disp. Index by XR1	3	z
E	ВС	TIO	LA																1 Byte Disp. Index by XR2	3	z
F	HPL	APL	JC	SIO																3	F

Legend

OP BITS 0123



X 2 address instruction (can be indexed by bits 0-3)



Y 1 address instruction (can be indexed by bits 0 and 1)



Z 1 address instruction (can be indexed by bits 2 and 3)



F Command instruction

OF AZ X	Op	Mnem	Ор	Q	R	X ₁	Н1	L ₁	X ₂	H ₂	L ₂	Α	В	Ор	Mnem	Ор	Q	R	X ₁	Н1	L ₁	X ₂	H ₂	L ₂	Α	В	1	Ор	Mnem	Ор	Q	R	X ₁	H ₁	L ₁	X ₂	H ₂	L ₂	А	В
08 TC	06 07 08	AZ SZ MVX	x x x	x x x			× × ×	× × ×		x x x	× × ×	x x x	x x x	4C 4D 4E	MVC CLC ALC	x x x	× × ×		x x x				x x x	x x x	x x x	x x x		96 97 98	AZ SZ MVX	x x x	x x x		x x x	٠		x x x			X X X	x x x x
14 ZAZ	0B 0C 0E	MVC CLC ALC	X X X	x x x			× × ×	× × ×		x x x	× × ×	×	x x x	54 56 57	ZAZ AZ SZ	× × ×	×××		× × ×			x x	X	X	x x	× × ×		9B 9C 9D	ITC MVC CLC	× × ×	x x x		x x x			× × ×			x x x x	× × × ×
17 SZ	14	ZAZ	×	×			×	×	1	×	×	×	×	5A 5B 5C	ED ITC MVC	x x	×		x x			× ×		·	×	× ×		Α4	ZAZ	×	x		×			×			x x x	×
1 C MVC	17 18 1A	SZ MVX ED	x x	×			×	x x	×			× ×	×	5E 5F	ALC SLC	×	х	-	×			×	ē.	-	х	×		A7 A8 AA	SZ MVX ED	× × ×	x x x		x x x			× ×			x x x	x x x
24	10 10 16	MVC	x x x	× ×			×	x x x	× × ×			x x x	X X	66 67 68	AZ SZ MVX	× × ×	× × ×		x x x			× × ×			x x x	x x x		AC AD AE	MVC CLC ALC	×	x x x		x x x			× ×			x x x	x x x
28 MVX x x x x x x x x x x x x x x x x x x x	26 27	ZAZ AZ SZ	х	×			×	×	×			×	x	6B 6C	ITC MVC	×	x ×		x x			×			x x	×		В1	LIO	×	×		×							x x x
2D CLC x x x x x x x x x	28 2A 2B	MVX ED ITC	X X	× ×		-	×	x x	×			×	x x	6F	SLC	x	×		×						1	x		В6 В8	A TBM	x x	x x		x x							x x x x
30 SNS	2E	CLC	x x	×			×	x x	x			×	x x	71 74 75	LIO ST L	x x x	× × ×		x x x				-			x x x		BA BB BC	SBN SBF MVI	× × ×	x x x		×							x x x
36 A	31 34	LIO ST	×	×			×	×					x x	78 79 7A	TBN TBF SBN	x x x	× × ×		X X X							x x x		C0 C1	BC TIO	×	x x			×	х					-
3B SBF x x x x x x x x x	36 38 39	A TBN TBF	x x x	× ×			×	×					x x	7C 7D	MVI CLI	×	×		X X				×	×	×	×		D0 D1	BC TIO	×	x x		×							
44 ZAZ x x	3B	SBF	x x	×			×	x x					x x	86 87 88	AZ SZ MVX	x x x	× × ×	·	x x x				x x	× × ×	× × ×	× ×		E0 E1	BC TIO	×	x x		x x							
48 MVX x x	46 47 48	AZ SZ MVX	x x x	× × ×		×				x x x	x x x	x x x	x x x	8B 8C 8D 8E	ITC MVC CLC ALC	× × ×	× × ×		x x x				x x x	× × ×	× × ×	× × ×		F0 F1 F2	HPL APL JC	x x x	× × ×	x x								

Op Code	Q	Code		Add	lress	Op Code Q Code D1 Indexed
Z1	DA	М	N	Opera		Z1 DA M N Displacement
0 7	8 11	12	13 15	16	XX	
C1 D1 E1				2 By 1 By 1 By	/te	Direct Addressing (H1L1) Indexed by XR1 Indexed by XR2
	E					Device Address Serial Printer
5213/ 2222 Printer		0	000 001 010 011 100 101 110			Selects Printer Unit Check End of Forms Busy Busy or End of Forms Element at Left Margin End of Forms or Element at Left Margin Element at Left Margin or Busy End of Forms, Element at Left Margin or Busy
		1	000 001 010 011 10X 11X	xxxx	xxxx	Selects LCD Unit Check Last Printable Line LCD Busy LSR Busy Read ID Busy Card Not Aligned Branch to address if condition met
	F					Device Address Data Recorder
5496 Data Recorder		0	X1X X0X	xxxx	xxxx	M bit is not used, it should be zero. Busy I/O Check or Not Ready Branch to address if condition met
	9					Device Address CRT
2265 CRT	-	0	X1X X0X	xxxx	xxxx	M Bit is not used, it should be zero. CRT Busy CRT Check (D Reg Parity Error or CRT Not Ready) Branch to address if condition met
5406	1					Device Address Keyboard
Keyboard				nvalid ar		
	Α					Device Address Drive 1 (Spindle 0)
5444	В					Device Address Drive 2 (Spindle 1)
File		0	000 010 100			M bit is not used. Not Ready or Error Busy-Data Transfer in Process Scan Found
	8					Device Address BSCA
BSCA		0	000 001 010 011 100 110			M bit is not used. Not Ready/Unit Check Op End Interrupt Busy ITB Interrupt Interrupt Pending New Data
	3					Device Address SIOC
SIOC		0	000 010			M bit is not used. SIOC Not Ready SIOC Busy
				xxxx	VVVV	Branch to address if condition met

Note: An X means bit can be a "1" or "0".

BR0614A

Op Code		Q Cod	e	Add	ress	Op Code Q Code D1
Y1	DA	М	N	Opera	and 1	Y1 DA M N Displacement
0 7	8 11	12	13 15	16	23	
31 71 B1				2 By 1 By 1 By	'te	Direct Addressing (H1L1) Indexed by XR1 Indexed by XR2
	. Е					Device Address Serial Printer
5213/ 2222 Printer		0	00X 01X 10X 11X			Selects Printer Selects LCD LLAR Control LIO PDAR PCAR
5496	F					Device Address Data Recorder
Data Recorder		0	000			M bit is not used, it should be zero. DRAR
2265	9					Device Address CRT
CRT		0	xxx			M bit is not used, it should be zero. CRTAR
	1					Device Address Keyboard
5406 Keyboard		X	X00 X01 X1X			M bit is not used, a zero is preferred. Turn Off Command Lights Turn On Command Lights Turn On/Off Field/Operation Lights
	Α					Device Address Drive 1 (Spindle 0)
	В					Device Address Drive 2 (Spindle 1)
5444 Disk		0	000 001 010 011 100 101 110			M bit is not used. Invalid Invalid Invalid Diagnostic CE DFDR Invalid DFCR Invalid
	3					Device Address SIOC
SIOC	:	0	001 010 100 101			M bit is not used. I/O Function Register SIOC Length Count Register SIAR Data Transfer Register
	8					Device Address BSCA
BSCA		0	001 010 100 110			M bit is not used. Stop Address Register Transition Address Register BSCAR BSCAR (Diagnostic)

Note: An X means bit can be a "1" or "0".

BR0615A

Op Code	Q	Code		Com	mand	
F3	DA	М	N	Con Co		
0 7	8 11	12	13 15	16	23	
				8421	8421	
	E					Device Address Serial Printer
						2 street read see serial rifficer
5213/		0	xxx	:		Selects Printer N field is not used, zeros are preferred.
2222 Printer					0	Serial Print Operation Bi-directional Print Operation
		1	xxx		0	Selects LCD Start I/O (reads first command byte)
					1	Read all line finder marks (Diagnostic)
	F					Device Address Data Recorder
5496		0	X01			M bit is not used, it should be zero. Read a Card
Data Recorder			X10 X11			Punch a Card Diagnostic Data
			X00	xxxx	xxxx	Diagnostic Cycle Steal
	9			^^^^	^^^	Device Address CRT
2265		0				M bit is not used, it should be zero.
CRT			X1X X0X			Display Halt
<u> </u>				XXXX	XXXX	Data used in halt
	1					Device Address Keyboard
		×	xxx	VV40		M bit is not used, it should be zero. N field is not used, it should be zero.
5406 Keyboard		1.		XX10 XX01	0000	CE Diagnostic (Set Interrupt Request) Reset Parity Check
				XX00	1000 0100	Drop Bail (Lock Keyboard) Pick Up Bail (Unlock Keyboard)
				XX00 XX00	0010 0000	Enable Interrupt Disable Interrupt
				XX00	0001	Turn Off Current Interrupt Request
	Α					Device Address Drive 1 (Spindle 0)
	В					Device Address Drive 2 (Spindle 1)
		0				Removable Disk Fixed Disk
5444			000			Control Seek Read
File				XXX0	XX00 XX01	Read Data Read Identifier
				XXX0 XXX0	XX10	Read Diagnostic
	·		010			Read Verify Write
			011	XXX0		Write Data Write Identifier
			011	xxx0	XX00	Scan Scan Equal
				XXX0 XXX0		Scan Low or Equal Scan High or Equal
L	<u> </u>	L	L		L	

Op Code	Q	Code	1	Comn		·
F3	DA	M	N	Con Co		
0 7	8 11	12	13 15	16 8421	23 8421	
	8					Device Address BSCA
BSCA		0	000 001 010 011 100 110	X000 X000 X000 X000 1000 1000 1010 1000 1100 1100 1000	0100 0001 0010 0000 0000 1000 0000 0000 0000 0000 0000 0000	M bit must be zero. Control Start 2 Second Timeout Receive Transmit and Receive Receive Initial Auto Call Loop Test Reset Interrupt Request Enable Interrupt Disable Interrupt Cancel 2 Second Timeout Enable Reserved Mode Disable Reserved Mode Enable Step Mode Enable Test Mode Disable Test Mode Disable BSCA Disable BSCA
	3					Device Address SIOC
SIOC		0	000 001 010	0000 0000 0000 0000 0001 0000 0000 000	0001 0010 0100 1000 0000 0001 0100 1000 0000 0000 0000 0100 1000 1000 0000 0000 0000	M bit is not used. Always Accepted Read I/O Device Write I/O Device Write I/O Device Reset Interrupt Request Enable Interrupt Disable Interrupt Reset SIOC Adapter Busy Set Interrupt Request I/O Control Byte 1 I/O 1 Select I/O 2 Select I/O 3 Select I/O 4 Select I/O 5 Select I/O 7 Select I/O 7 Select I/O 7 Select I/O 8 Select I/O 7 Select I/O 9 Select I/O 10 Select I/O 11 Select I/O 11 Select I/O 11 Select I/O 12 Select I/O 13 Select I/O 13 Select I/O 14 Select I/O 14 Select I/O 15 Select I/O 17 Select I/O 18 Select I/O 19 Select I/O 19 Select I/O 10 Select I/O 11 Select I/O 11 Select I/O 12 Select I/O 13 Select

Note. An X means bit can be a "1" or "0".

Note. An X means bit can be a "1" or "0".

BR0616A

Keyboard Sense Instruction

Op Code	(2 Cod	de	Ado	Iress		Op Code	Byte 1 = Opera Byte 2 = Opera					
Y0	DA	М	N	Oper	and 1		Y0	DA	М	N	Displaceme	nt	
0 7 30 70 80	8 11	12	13 15	16 2 By 1 By 1 By	/te	Index	Addressined by XR1	_					
	1						ice Addres		d				
5406 Keyboard		х	xxx			N fi Byt 0 Pa 1 D 2 Co 3 Fo 4 W 5 K	it is not us eld is not us e 1 arity Check ata Charac command K unction Ch orld Trade eyboard R ypamatic k ot Used	used, zero' ter Identif ey Identif aracter Id Identifier eady	s are ier ier entif	pr	eferred.	Byte 2 0 1 2 Contains represente the key p that was k	ation of osition
				xxx	xxx	Оре	rand Addr	ess (Sense	Byte	e D	estination)		

Note. An X means bit can be a "1" or "0".

BR0617A

Printer Sense Instruction

Op Code	Ċ	Cod	е	Add	iress	Op Code	0.0	Code		D1				d Address d Address
Y0	DA	М	· N	Oper	and 1	Y0	DA	Μľ	V	Displacement	Dytt 2	0, ,	Ороган	a , (da) 555
0 7 30 70 80	8 11	12	13 15	16 2 By 1 By 1 By	/te	Direct Addressing Indexed by XR1 Indexed by XR2	g (H1L1)							
-	Е					Device Address	Serial Prin	ter						
		0	010			Select Printer Byte 1 0 Horizontal Cy 1 Data Check 2 Margin Check 3 Sync Check 4 Ros Check 5 Vertical Cycle 6 Primary Carria	: Check age EOF			Byte 2 0 Count Enc 1 Print Left 2 Matrix Cou 3 Matrix Cou 4 Matrix Cou 5 Printer Re 6 SS 2 7 SS 1 or SS	Commai unter Tr unter Tr unter Tr ady	igger 1 igger 2 igger 4	2	
5213/ 2222 Printer			011			Byte 3 0 High Speed L 1 Matrix Outpu 2 Matrix Outpu 3 Matrix Outpu 4 Matrix Outpu 5 Matrix Outpu 6 Matrix Outpu 7 Matrix Outpu	t Hammer t Hammer t Hammer t Hammer t Hammer t Hammer	Dr2 Dr3 Dr4 Dr5 Dr6		Byte 4 0 SS A 1 SS 3 2 Stepper Trig 3 Stepper Trig 4 SS Z 5 SS Y 6 SS X 7 SS W	gger A gger B			
Frinter			00X			LLAR-Hi			T	LLAR-Lo				
			10X			PDAR-Hi			T	PDAR-Lo				
			11X			PCAR-Hi				PCAR-Lo				
		1	010			Select LCD Byte 1 0 Sense Amp C 1 Card Skew Ch 2 Drive Check 3 Read Mark Cl 4 5 Line Finder N 6 Card In Switc 7 Card Out Swi	neck neck Mark Check th On	(Byte 2 0 Sense Amp 1 Sense Amp 2 Sense Amp 3 Sense Amp 4 Timing Puls 5 Drive Check 6 Activate LO 7 Hold Busy S	2 3 4 se SS D Feed	Clutc	'n	
			011			Byte 3* 0 SS 1—Skip Li 1 SS 2—Skip Li 2 Late Mark 3 Special Tie Up 4 Card Alignme 5 Spare 6 Spare 7 Stop SS	ne o (always d	off)		Byte 4 0 5213 Printe 1 Not Vertica 2 Not Bi-direc 3 Secondary C 4 Not Rm sw 5 Rm sw 2 Stc 6 Primary or S 7 Primary For	I Forms ctional P Carriage I 1 Slow a op or LN Secondai	Contrint For EOF and No 1 sw 1 s	eature ot LM sw Slow ms Moti	
				xxx	xxx	Operand Addres	ss (Sense E	ytes I	Des	tination)				

^{*} If LCD feature is not installed, then this byte will be hex 00.

Note. An X means bit can be a "1" or "0".

BR0618A

SYSTEM MAINTENANCE—Reference Data Sense Instruction (Part 1 of 3)

BR0620A

Data Recorder and CRT Sense Instruction

Op Code	Q	Code)	Address	Op Code Q Code D1	Byte 1 = Operand Address Byte 2 = Operand Address -1							
Y0	DA	М	N	Operand 1	Y0 DA M N Displacement	_,							
0 7 30 70 80	8 11	12	13 15	16 XX 2 Bytes 1 Byte 1 Byte	Direct Addressing (H1L1) Indexed by XR1 Indexed by XR2	·							
	F				Device Address Data Recorder								
5496 Data Recorder		0	X1X		M bit is not used, it should be zero. Byte 1 0 Off Line 1 Transport Jam 2 Stacker Full, Hopper Empty, or Hopper Jam 3 Not Used 4 Incorrect Card Code 5 Compare Error on Read or Punch IO Cycles or Failure to Take Read Cycle Steals 6 Reserved for FE use. 7 Reserved for FE use.	Byte 2 0 1 2 3 4 Contents of 5496 Entry Register 6 7							
			X0X		DRAR-Lo	DRAR-Hi							
	9				Device Address CRT								
2265 CRT		0	X1X		M bit is not used, it should be zero. Byte 1 0 Write Op (Diagnostic Only) 1 Start Character Generator (Diagnostic Only) 2 Step-Display (Diagnostic Only) 3 Cycle Steal Request (Diagnostic Only) 4 Display Reset (Diagnostic Only) 5 Data Register Parity Check 6 Display Not Ready 7 Cycle Steal Acknowledged (Diagnostic Only) 7								
			X0X		CRTAR-Lo	CRTAR-Hi							

Note. An X means bit can be a "1" or "0".

Disk File Sense Instruction

Op Code	C	2 Cod	е	Add	ress	,	Op Code	Q	Code		D	1	Byte 1 or 3 = Operand Address Byte 0 or 2 = Operand Address -1
Y0	DA	М	N	Opera	and 1		Y0	DA	М	Ν	Displa	cement	2, 10 0 0 1 2 Operana , (ad. 1880)
30 70 B0				2 B _\ 1 B _\ 1 B _\	/te	Indexe	Addressing d by XR1 d by XR2	(H1L1)					
	Α						Device Add	ress Driv	e 1 (Spi	ndle 0)		
	В						Device Add	lress Driv	e 2 (Spir	ndle 1)		
		0					Removable	Disk					
		1					Fixed Disk						
5444 File			010				Byte 0 0 No Op 1 Intervent 2 Missing A 3 Equipme 4 Data Che 5 No Reco 6 Track Co 7 Seek Che	Address N nt Check ck rd Found andition (1ark			0 1 2 3 4 5 6	rte 1 Scan Equal Hit Cylinder Zero End of Cylinder Seek Busy 100 Cylinder Overrun Status Address A Status Address B
		-	011				Byte 2 0 Unsafe 1 Tap Line 2 Tap Line 3 Tap Line 4 Index 5 Head Set 6 CE Bit 7 Model 6	B C				0 1 2 3 4 5 6	yte 3 CE Bit CE Bit CE Bit Not Bit Ring Inhibit Standard Write Trigger Condition Priority Request Bit Ring 0 Not CC Register Position 17
			100				DFDR-Hi					DI	FDR-Lo
			110				DFCR-Hi		-			D	FCR-Lo

Note. An X means bit can be a "1" or "0".

BR0619A

BSCA Sense Instruction

Op Code	0	Code		Address	Op Code Q Code D	Byte 1 = Operand Address
Y0	DA	М	N	Operand 1		Byte 2 = Operand Address -1
0 7	8 11	12	13 15	16 23	<u> </u>	
30 70 B0	·			2 Bytes 1 Byte 1 Byte	Direct Addressing (H1L1) Indexed by XR1 Indexed by XR2	
	8				Device Address BSCA	
		0	000		M bit is not used. Byte 1 Diagnostic 0 Not Assigned 1 Not Assigned 2 Not Assigned 3 Not Assigned 4 ITB, BCC or VRC Check 5 LSR/Shift Register Parity Check 6 I/O Cycle Steal Overrun 7 DBI Parity Check Byte 1	Byte 2 Diagnostic 0 Not Assigned 1 Bit Time Counter 4 2 Bit Time Counter 2 3 Bit Time Counter 1 4 Not Assigned 5 Transmit Trigger 6 Receive Trigger 7 CE Sense Bit
BSCA			011		Status 0 Not Assigned 1 Not Assigned 2 Not Assigned 3 Not Assigned 4 Not Assigned 5 Not Assigned 6 Data Set Ready 7 Data Line Occupied	Status 0 Timeout 1 CRC/LRC/VRC Check 2 Adapter Check on Transmit 3 Adapter Check on Receive 4 Invalid USASCII Character 5 Abortive Disconnect 6 Disconnect Timeout 7 Not Assigned
			001		Stop Address Register – Lo	Stop Address Register – Hi
			010		Transition Address Reg — Lo	Transition Address Reg — Hi
			100		BSCAR - Lo	BSCAR Hi
			110		CRC Buffer — Lo	CRC Buffer — Hi
			110		LRC Buffer	For USASCII
					Operand Address (Sense Byte Destination	on)

Note. An X means bit can be a "1" or "0".

BR0622A

SIOC Sense Instruction

Op Code	C	2 Cod	e	Address		Op Code	Q C	ode			01	Byte 1 = Operand Address Byte 2 = Operand Address —1
Y0	DA	M	N.	Operand 1]	Y0	DA	М	Ν	Displa	cement	Dyte L Operana / tag. 555
0 7 30 70 80	8 11	12	13 15	16 23 2 Bytes 1 Byte 1 Byte	Direct Indexe	Addressinged by XR1ed by XR2	ı (H1L1)					
	3				Device	Address SI	oc					
		0	001		Functio 0 Diagn 1 Spare 2 Latch 3 Latch 4 Latch 5 Transi 6 Reset	not used. n Register ostic Mode Transfer L Transfer L fer Line 3 F Disconnec fer Line 5 F	ine 4 ine 3 ine 1 Reset Disc t Latch af	ter 6	us	ec	0 Write 1 Rese 2 Tran 3 Tran 4 Ever 5 Decr	on Register e Mode Set Service Response t Service Response after 6 usec sfer Line 2 EOT sfer Line 1 EOT n Parity ement DAR h I/O 1 Select
SIOC			011		1 I/O T 2 I/O T 3 I/O T 4 I/O T 5 I/O T 6 I/O T 7 I/O T	ransfer Lingransfer Lingrapsfer Lingransfer Lingransfer Lingransfer Lingransfer Lingransfe	e 7 e 6 e 5 e 4 e 3 e 2 e 1				0 I/O 1 I/O 2 I/O 3 I/O 4 I/O 5 I/O 7 I/O	ata Byte ID Bit 8 ID Bit 4 ID Bit 2 ID Bit 1 Device Attached Transfer Line 10 Transfer Line 9
				 	}	n each bit p			ent	s an ac		
			010		0 1 2 3 4 5 6 7	Count Regi Contents of Length Cou	the nt Registe	er			0 Spar 1 End 2 Inter 3 I/O A 4 Data 5 No 0	Request rrupt Pending Attention Transfer Register Parity Check Operation Overflow
			101		0 1 2 3	ansfer Regi Contents of Data Transf	the				0 SIO0 1 Serv 2 Serv 3 Inter 4 I/O I 5 Write 6 Read	
			100		SIAR-L	.0					SIAR-	Hi
Note An X				xxxx xxxx	Operand	d Address (Sense Byt	te De	stir	nation)		

Note. An X means bit can be a "1" or "0".

BR0621A

SYSTEM MAINTENANCE—Reference Data I/O Control Fields

Printer Command Byte

Bit 0	Command Chain
Bit 1	*Print Data
Bit 2	*Horizontal Tab Right
Bit 3	*Horizontal Tab Left
Bit 4	*Primary Carriage Skip
Bit 5	Element Return
Bit 6	Secondary Carriage Index
Bit 7	Primary Carriage Index


^{*}If bit is on a count byte must follow.

BR0623

5406 FETMM (2/71) 1-110

Format of Disk Control Field

Byte



The seek operation uses the H/S and N bytes of the disk control field.

Hexadecimal Values for Head and Sector Selection


DecHex	DecHex	DecHex	DecHex	DecHex	Dec Hex
00 = 00	08 = 20	16 = 40	24 = 80	32 = A0	40 = C0
01 = 04	09 = 24	17 = 44	25 = 84	33 = A4	41 = C4
02 = 08	10 = 28	18 = 48	26 = 88	34 = A8	42 = C8
03 = 0C	11 = 2C	19 = 4C	27 = 8C	35 = AC	43 = CC
04 = 10	12 = 30	20 = 50	28 = 90	36 = B0	44 = D0
05 = 14	13 = 34	21 = 54	29 = 94	37 = B4	45 = D4
06 = 18	14 = 38	22 = 58	30 = 98	38 = B8	46 = D8
07 = 1C	15 = 3C	23 = 5C	31 = 9C	39 = BC	47 = DC
Uį	per Head	,	Lo	ower Head	

BR0624A

Op C	Co	de	Q Coc	de		Operand 1			I = Operand Address 2 = Operand Address -1
			DA	М	N				
0		7	8 11	12	13 15	16 23			
3		0					Direct Addressing		
7		0					Indexed by XR1		
В	}	0					Indexed by XR2		
			0000				Device Address CPU		
				0			M Bit (not used)		
					000		Byte 2 EB2		Byte 1 EB1
							O Address 1 Switch 2 1	0 1 2 3	Address Switch 3
							4 Address 5 Switch 6 2	4 5 6 7	Address Switch 4
					Ī	xxxxxxx	Operand Address (Sense bytes desti	nations)	

Note. An X means bit can be a "1" or "0".

BR0625A



SYSTEM MAINTENANCE—Reference Data Condition Register Settings and Hexadecimal and Decimal Conversion Chart

Condition Register Settings

Bits	2	3	4	5	6	7
Decimal Arith	X	X	Over- flow	Result is Positive	Result is Negative	Result is Zero
Binary Value	2	1	8	4	2	1
Compare Logical Sub Logical		X	X	Op 1 > Op2 B>A	Op 1 < Op2 B≤A	Op 1 = Op2 A=B
Add Logical and Add Register	Over- flow	X	X	Carry and Not Zero Result	No Carry and Not Zero Result	Result is Zero
Edit	X	X		Positive	Negative	Source is Zero
Test Bits		Test False				X
Branch on Condition *		Test False Reset if Tested	Over- flow Reset if Tested			
Condition	Binary Over- flow	False	Decimal Over- flow	High or Positive	Low or Negative	Equal or Zero

^{*} Q bit 0 = 0 absence of condition. Q bit 0 = 1 presence of condition.

BR0627

To find the decimal number, locate the Hex number and its decimal equivalent for each position. Add these to obtain the decimal number. To find the Hex number, locate the next lower decimal number and its Hex equivalent. Each difference is used to obtain

the next Hex number until the entire number is developed.

	ВҮТ	E	-		ВҮ	TE		BYTE			
	0123		4567		0123		4567		0123	4	1567
HEX	DEC	HEX	DEC	HEX	DEC	HEX	DEC	HEX	DEC	HEX	DEC
0	0	0	0	0	0	0	0	0	0	0 0	0 -
1	1,048,576	1	65,536	1	4,096	1	256	1	16	1	1
2	2,097,152	2	131,072	2	8,192	2	512	2	32	2	2
3	3,145,728	3	196,608	3	12,288	3	768	3	48	3	3
4	4,194,304	4	262,144	4	16,384	4	1,024	4	64	4	4
5	5,242,880	5	327,680	5	20,480	5	1,280	5	80	5	5
6	6,291,456	6	393,216	6	24,576	6	1,536	6	96	6	6
7	7,340,032	7	458,752	7	28,672	7	1,792	7	112	7	7
8	8,388,608	8	524,288	8	32,768	8	2,048	8	128	8	8
9	9,437,184	9	589,824	9	36,864	9	2,304	9	144	9	9
A	10,485,760	Α	655,360	A	40,960	Α	2,560	Α	160	Α	10
В	11,534,336	В	720,896	В	45,056	В	2,816	В	176	В	11
С	12,582,912	С	786,432	c	49,152	С	3,072	С	192	c	12
D	13,631,488	D	851,968	D	53,248	D	3,328	D	208	D	13
E	14,680,064	E	917,504	E	57,344	E	3,584	E	224	E	14
F	15,728,640	F	983,040	F	61,440	F	3,840	F	240	F	15
	6		5		4		3	2	2		1

BR0628


5406 FETMM (6/70)


1-112

	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F
1	02	03	04	05	06	07	08	09	0A	0В	0C	0D	0E	0F	10
2	03	04	05	06	07	08	09	0A	0B	0C	0 D	0E	0F	10	11
3	04	05	06	07	08	09	0A	0В	OC	0D	0E	0F	10	11	12
4	05	06	07	08	09	0 A	0B	0C	0D	0E	0F	10	11	12	13
5	06	07	08	09	0A	0В	0C	0 D	0E	0F	10	11	12	13	14
6	07	08	09	0A	0B	0C	0D	0E	0F	10	11	12	13	14	15
7	08	09	0A	0В	0C	0 D	0E	0F	10	11	12	13	14	15	16
8	09	0A	0В	0C	0 D	0E	0F	10	11	12	13	14	15	16	17
9	0А	ОВ	0C	0 D	0E	0F	10	11	12	13	14	15	16	17	18
А	0В	0C	0D	0E	0F	10	11	12	13	14	15	16	17	18	19
В	0C	0D	0E	0F	10	11	12	13	14	15	16	17	18	19	1A
С	0D	0E	0F	10	11	12	13	14	15	16	17	18	19	1A	1B
D	0E	0F	10	11	12	13	14	15	16	17	18	19	1A	1B	1C
E	0F	10	11	12	13	14	15	16	17	18	19	1A	1B	1C	1D
F	10	11	12	13	14	15	16	17	18	19	1A	1B	1C	1D	1E

I/O Device Priorities

Priority	Attmt Clock	CPU Clock	Request Bit Line	Priority Assignment P 0 1 2 3 4 5 6 7	Model 5406
20 Lo	0	1	. 7	100100001	File Seek
19	0	1 :	6	100100010	Unassigned
18	0	1	5	100100100	Unassigned
17	0	1	4	100101000	Unassigned
16	0	1	. 3	100110000	Unassigned
15	2	3	7	101000001	Unassigned
14	2	3	6	101000010	Unassigned
13	2	3	-5	101000100	CRT
12	2	3	4	101001000	Data Recorder
11	2	3	3	101010000	Unassigned
10	4	5	7 -	110000001	Unassigned
9	- 4	-5	6	110000010	Unassigned
8	4	5	5	110000100	Unassigned
7	4	5	4	110001000	Unassigned
6	4	5	3	110010000	BSCA
5	6	7	7	000000001	Unassigned
4.	6	7	6	000000010	SIOC
3	6	7	5	000000100	Printer
2	6	7	4	000001000	Unassigned
1 Hi	6	7	3	000010000	File Read/Write





Local Store Registers (Base System)


LSR No	High	Low	LSR Acronym					
01	Instruction Address Register		IAR					
02	Address Recall Register		ARR					
03	Operand 2 Address Register	AAR						
04	LCD Locate Line Address Re	LLAR						
05	Index Register 1		XR1					
06	Length Count Recall Reg	Condition Recall Reg	PSR					
07	Operand 1 Address Register	erand 1 Address Register						
08	Disk File Control Register	Disk File Control Register						
09	Index Register 2	Index Register 2 Printer Data Address Register						
10	Printer Data Address Registe							
11	Printer Command Address R	PCAR						
12	Data Recorder Address Regis	ter	DRAR					
13	Disk File Data Register		DFDR					
14	Length Count Register	LCR DRR						
15	Interrupt Level 1 Instruction	Address Register	IAR-1					
16	Interrupt Level 1 Address Re	call Register	ARR-1					


^{*}This LSR is used by the CRT (CRTAR) when the LCD feature is not installed. When both the CRT and LCD features are installed, the CRTAR is located in feature LSR number 10.

Local Storage Registers (Feature)

LSR No 01	High Low Spare Spare	LSR Acronym
03	BSCA Address Register	BSCAR
04	SIOC Address Register	SIAR
05	Spare	
06	Interrupt Level 4 Instruction Address Register	IAR-4
07	Interrupt Level 4 Address Recall Register	ARR-4
08	Spare	
09	Spare	
10	CRT Address Register	CRTAR
11	Interrupt Level 2 Instruction Address Register	IAR-2
12	Interrupt Level 2 Address Recall Register	ARR-2
13	Spare	
14	Spare	
15	Spare	
16	Spare	
•		BR0632

System/3 Data Flow





^{*} Can be performed between any of the 11 above cycles.

Bit Position	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	0	1	1[6	7	0	1	2	3	4	5	6	7
Function		Z	one	Э	! !	Di	git			Z	one			D	igit			Z	one		 	D	igit		Zo	ne	\iint	Di	git		Sig	gn*		1	D	igit	
																												L	_ov	/-Oı	de	r B	yte				

*Sign Configurations:											
Binary	Hexadecimal	Function									
1010	А	Alternate Plus									
1011	В	ASCII-8 Minus									
1100	С	Alternate Plus									
1101	D	Standard Minus									
1110	E	Alternate Plus									
1111	F	Standard Plus									

Dec Val	Hex Val	Card Code DCBA8421	Mnem	EBCDIC	Symbol
000 001 002 003	00 01 02 03	DC DCBA 1 DCBA 2 DCBA 21		00000000 00000001 00000010 00000011	
004 005 006 007	04 05 06 07	DCBA 4 DCBA 4 1 DCBA 42 DCBA 421	ZAZ AZ SZ	00000100 00000101 00000110 00000111	
008 009 010 011	08 09 0A 0B	DCBA8 DCBA8 1 CBA8 2 CBA8 21	MVX ED ITC	00001000 00001001 00001010 00001011	
012 013 014 015	OC OD OE OF	CBA84 CBA84 1 CBA842 CBA8421	MVC CLC ALC SLC	00001100 00001101 00001110 00001111	
016 017 018 019	10 11 12 13	C A8 2 DCB 1 DCB 2 DCB 21		00010000 00010001 00010010 00010011	*
020 021 022 023	14 15 16 17	DCB 4 DCB 4 1 DCB 42 DCB 421	ZAZ AZ SZ	00010100 00010101 00010110 00010111	
024 025 026 027	18 19 1A 1B	DCB 8 DCB 8 1 CB 8 2 CB 8 21	MVX ED ITC	00011000 00011001 00011010 00011011	
028 029 030 031	1C 1D 1E 1F	CB 84 CB 84 1 CB 842 CB 8421	MVC CLC ALC SLC	00011100 00011101 00011110 00011111	
032 033 034 035		CB C A 1 DC A 2 DC A 21		00100000 00100001 00100010 00100011	
036 037 038 039	24 25 26 27	DC A 4 DC A 4 1 DC A 42 DC A 421	ZAZ AZ SZ	00100100 00100101 00100110 00100111	
040 041 042 043	28 29 2A 2B	DC A8 DC A8 1 DCBA C A8 21	MVX ED ITC	00101000 00101001 00101010 00101011	
044 045 046 047	2C 2D 2E 2F	C A84 C A84 1 C A842 C A8421	MVC CLC ALC SLC	00101100 00101101 00101110 00101111	

Dec Val	Hex Val	Card Code DCBA8421	Mnem	EBCDIC	Symbol
048 049 050 051	30 31 32 33	DC A DC 1 DC 2 DC 21	SNS LIO	00110000 00110001 00110010 00110011	
052 053 054 055	34 35 36 37	DC 4 DC 4 1 DC 42 DC 421	ST L A	00110100 00110101 00110110 00110111	
056 057 058 059	38 39 3A 3B	DC 8 DC 8 1 C 8 2 C 8 21	TBN TBF SBN SBF	00111000 00111001 00111010 00111011	
060 061 062 063	3C 3D 3E 3F	C 84 C 84 1 C 842 C 8421	MVI CLI	00111100 00111101 00111110 00111111	
064 065 066 067	40 41 42 43	None D BA 1 D BA 2 D BA 21		01000000 01000001 01000010 01000011	Space
068 069 070 071	44 45 46 47	D BA 4 D BA 4 1 D BA 42 D BA 421	ZAZ AZ SZ	01000100 01000101 01000110 01000111	
072 073 074 075	48 49 4A 4B	D BA8 D BA8 1 BA8 2 BA8 21	MVX ED ITC	01001000 01001001 01001010 01001011	¢
076 077 078 079	4C 4D 4E 4F	BA84 BA84 1 BA842 BA8421	MVC CLC ALC SLC	01001100 01001101 01001110 01001111	< (+ I
080 081 082 083	51 52	A8 2 D B 1 D B 2 D B 21		01010000 01010001 01010010 01010011	&
084 085 086 087	55 56	D B 4 D B 4 1 D B 42 D B 421	ZAZ AZ SZ	01010100 01010101 01010110 01010111	
088 089 090 091	59	D _. B 8 1 B 8 2	MVX ED ITC	01011000 01011001 01011010 01011011	! \$
092 093 094 095	5D 5E	B 84 1 B 842	MVC CLC ALC SLC	01011100 01011101 01011110 01011111	*) ;

Dec Val	Hex Val	Card Code DCBA8421	Mnem	EBCDIC	Symbol
096 097 098 099	60 61 62 63	B A 1 D A 2 D A 21	*	01100000 01100001 01100010 01100011	
100 101 102 103	64 65 66 67	D A 4 D A 4 1 D A 42 D A 421	ZAZ AZ SZ	01100100 01100101 01100110 01100111	
104 105 106 107	68 69 6A 6B	D A8 D A8 1 D BA8 2 A8 21	MVX ED ITC	01101000 01101001 01101010 01101011	,
108 109 110 111	6C 6D 6E 6F	A84 A84 1 A842 A8421	MVC CLC ALC SLC	01101100 01101101 01101110 01101111	% > ?
112 113 114 115	70 71 72 73	D A D 1 D 2 D 21	SNS LIO	01110000 01110001 01110C10 01110011	
116 117 118 119	74 75 76 77	D 4 D 4 1 D 42 D 421	ST L A	01110100 01110101 01110110 01110111	
120 121 122 123	78 79 7A 7B	D 8 1 8 2 8 21	TBN TBF SBN SBF	01111000 01111001 01111010 01111011	: #
124 125 126 127	7C 7D 7E 7F	84 84 1 842 8421	MVI CLI	01111100 01111101 01111110 01111111	@ , = ,,
128 129 130 131	80 81 82 83	DC CBA 1 CBA 2 CBA 21		1000000 10000001 10000010 10000011	
132 133 134 135	84 85 86 87	CBA 4 CBA 4 1 CBA 42 CBA 421	ZAZ AZ SZ	10000100 10000101 10000110 10000111	
136 137 138 139	88 89 8A 8B	CBA8 CBA8 1 DCBA8 2 DCBA8 21	MVX ED ITC	10001000 10001001 10001010 10001011	
140 141 142 143	8C 8D 8E 8F	DCBA84 DCBA84 1 DCBA842 DCBA8421	MVC CLC ALC SLC	10001100 10001101 10001110 10001111	

Dec Val	Hex Val	Card Code DCBA8421	Mnem	EBCDIC	Symbol
144 145 146 147	90 91 92 93	CBA CB 1 CB 2 CB 21		10010000 10010001 10010010 10010011	
148 149 150 151	94 95 96 97	CB 4 CB 4 1 CB 42 CB 421	ZAZ AZ SZ	10010100 10010101 10010110 10010111	
152 153 154 155	98 99 9A 9B	CB 8 CB 8 1 DCB 8 2 DCB 8 21	MVX ED ITC	10011000 10011001 10011010 10011011	
156 157 158 159	9C 9D 9E 9F	DCB 84 DCB 84 1 DCB 842 DCB 8421	MVC CLC ALC SLC	10011100 10011101 10011110 10011111	
160 161 162 163	A0 A1 A2 A3	DCB DC A 1 C A 2 C A 21		10100000 10100001 10100010 10100011	
164 165 166 167	A4 A5 A6 A7	C A 4 C A 4 1 C A 42 C A 421	ZAZ AZ SZ	10100100 10100101 10100110 10100111	
168 169 170 171	A8 A9 AA AB	C A8 C A8 1 DC A8 2 DC A8 21	MVX ED ITC	10101000 10101001 10101010 10101011	
172 173 174 175	AC AD AE AF	DC A84 DC A84 1 DC A842 DC A8421	MVC CLC ALC SLC	10101100 10101101 10101110 10101111	
176 177 178 179	B0 B1 B2 B3	C A C 1 C 2 C 21	SNS LIO	10110000 10110001 10110010 10110011	
180 181 182 183	B4 B5 B6 B7	C 4 C 41 C 42 C 421	ST L A	10110100 10110101 10110110 10110111	
184 185 186 187	B8 B9 BA BB	C 8 C 8 1 DC 8 2 DC 8 21	TBN TBF SBN SBF	10111000 10111001 10111010 10111011	
188 189 190 191	BC BD BE BF	DC 84 DC 84 1 DC 842 DC 8421	MVI CLI	10111100 10111101 10111110 10111111	

<u> </u>	11.	010-1		500010	
Dec Val	Hex Val	Card Code DCBA8421	Mnem	EBCDIC	Symbol
		500/10421			
192	CO	D	вс	11000000	
193	C1	BA 1	TIO	11000001	Α
194	C ₂	BA 2	LA	11000010	В
195	C3	BA 21		11000011	С
196	C4	BA 4		11000100	D
197	C5	BA 4 1		11000101	E
198	C6	BA 42		11000110	F
199	C7	BA 421		11000111	G
200	С8	BA8		11001000	Н
201	C9	BA8 1		11001001	1
202	CA	D BA8 2		11001010	
203	СВ	D BA8 21	٠.	11001011	
204	СС	D BA84		11001100	
205	CD	D BA84 1		11001101	
206	CE	D BA842		11001110	
207	CF	D BA8421		11001111	
208	D0	ВА	вс	11010000	}
209	D1	B 1	TIO .	11010001	Ĵ
210	D2	B 2	LA	11010010	κ
211	D3	B 21		11010011	L
212	D4	B 4		11010100	М
213	D5	B 41		11010101	N
214	D6	B 42		11010110	۵
215	D7	B 421		11010111	Р
216	D8	B 8		11011000	Q
217	D9	B 8 1		11011001	R
218	DA	D B 8 2		11011010	
219	DB	D B 8 21		11011011	
220	DC	D B 84		11011100	
221	DD	D B 84 1		11011101	
222	DE	D B 842	[11011110	
223	DF	D B 8421		11011111	
	_				

Dec Val	Hex Val	Card Code DCBA8421	Mnem	EBCDIC	Symbol
224 225 226 227	E0 E1 E2 E3	D B D A 1 A 2 21	BC TIO LA	11100000 11100001 11100010 11100011	S T
228 229 230 231	E4 E5 E6 E7	A 4 A 4 1 A 42 A 421		11100100 11100101 11100110 11100111	U V W X
232 233 234 235	E8 E9 EA EB	A8 A8 1 D A8 2 D A8 21		11101000 11101001 11101010 11101011	Y Z
236 237 238 239	EC ED EE EF	D A84 D A84 1 D A842 D A8421		11101100 11101101 11101110 11101111	-
240 241 242 243	F0 F1 F2 F3	A 1 2 21	HPL APL JC SIO	11110000 11110001 11110010 11110011	0 1 2 3
244 245 246 247	F4 F5 F6 F7	4 4 1 42 421		11110100 11110101 11110110 11110111	4 5 6 7
248 249 250 251	F8 F9 FA FB	8 8 1 D 8 2 D 8 21		11111000 11111001 11111010 11111011	8
252 253 254 255	FC FD FE FF	D 84 D 84 1 D 842 D 8421		11111100 111111101 111111110 111111111	

SYSTEM MAINTENANCE—Reference Data Code Conversion Chart (Part 2 of 2)

EBCDIC	Hex Val	Symbol	EBCDIC	Hex Val	Symbol and Cursor	EBCDIC	Hex Val	Symbol	EBCDIC	Hex Val	Symbol and Cursor
0100 0000 0100 0001 0100 0010 0100 0011	40 41 42 43	A B C	0000 0000 0000 0001 0000 0010 0000 0011	00 01 02 03	AIBICI	0110 0000 0110 0001 0110 0010 0110 0011	60 61 62 63	- S T	0010 0000 0010 0001 0010 0010 0010 0011	20 21 22 23	.
0100 0100 0100 0101 0100 0110 0100 0111	44 45 46 47	D E F G	0000 0100 0000 0101 0000 0110 0000 0111	04 05 06 07	בושוידופו	0110 0100 0110 0101 0110 0110 0110 0111	64 65 66 67	X & < C	0010 0100 0010 0101 0010 0110 0010 0111	24 25 26 27	U W X
0100 1000 0100 1001 0100 1010 0100 1011	48 49 4A 4B	H I ¢	0000 1000 0000 1001 0000 1010 0000 1011	08 09 0A 0B	니 이 니	0110 1000 0110 1001 0110 1010 0110 1011	68 69 6A 6B	Y Z	0010 1000 0010 1001 0010 1010 0010 1011	28 29 2A 2B	<u>Y</u> <u>Z</u>
0100 1100 0100 1101 0100 1110 0100 1111	4C 4D 4E 4F	< (+ I	0000 1100 0000 1101 0000 1110 0000 1111	OC OD OE OF	⟨ - + -	0110 1100 0110 1101 0110 1110 0110 1111	6C 6D 6E 6F	% - > ?	0010 1100 0010 1101 0010 1110 0010 1111	2C 2D 2E 2F	% = > ?
0101 0000 0101 0001 0101 0010 0101 0011	50 51 52 53	& J K L	0001 0000 0001 0001 0001 0010 0001 0011	10 11 12 13	% J K L	0111 0000 0111 0001 0111 0010 0111 0011	70 71 72 73	0 1 2 3	0011 0000 0011 0001 0011 0010 0011 0011	30 31 32 33	0 1 2 3
0101 0100 0101 0101 0101 0110 0101 0111	54 55 56 57	M N O P	0001 0100 0001 0101 0001 0110 0001 0111	14 15 16 17	MZIOIPI	0111 0100 0111 0101 0111 0110 0111 0111	74 75 76 77	4 5 6 7	0011 0100 0011 0101 0011 0110 0011 0111	34 35 36 37	4 5 6 7
0101 1000 0101 1001 0101 1010 0101 1011	58 59 5A 5B	Q R ↑\$	0001 1000 0001 1001 0001 1010 0001 1011	18 19 1A 1B	OIRI←I⊕I	0111 1000 0111 1001 0111 1010 0111 1011	78 79 7A 7B	8 9 :#	0011 1000 0011 1001 0011 1010 0011 1011	38 39 3A 3B	8 9 :. #
0101 1100 0101 1101 0101 1110 0101 1111	5C 5D 5E 5F	*) ;	0001 1100 0001 1101 0001 1110 0001 1111	1C 1D 1E 1F	*	0111 1100 0111 1101 0111 1110 0111 1111	7C 7D 7E 7F	@, = 	0011 1100 0011 1101 0011 1110 0011 1111	3C 3D 3E 3F	@; -=!±

CPU Tie-downs

The following tie-downs are required when the following memory features are installed:

Feature

Pin Location

To

12K or 16K memory 16K memory A-B2B2J02 A-B2B2B10 A-B2B2B10 A-B2B2J04

2265 II Attachment Tie-down

If the LCD attachment is installed with the 2265 attachment, the tie-down required is 01A-B1N2G12 to 01A-B1Q2D12.

5444 Disk Attachment Tie-downs

	Jumper from	TO: (on board A-A1)							
Signal Name	pin (on board A-A1)	If Model 1	If 1 or 2 Model 2(s)	If Model 2 and 3 Together					
-100 Cylinder	R2G07	T2U07	T2G13	T2G13					
-Model 6 CPU	R2P11	R2U11	T2U07	R2U11					
+ Model 3 Ready	T2M08	T2J11	T2J11	T2U07					
+'Spin 1 data unsafe'	C4J12	C4J08	Remove	Remove					

BR0638A

.

Chapter 2. Console and Maintenance Facilities

2.1 INTEGRATED MAINTENANCE PACKAGE (IMP)

System failures in the 5406 system, its I/O devices and attachments, are diagnosed with the aid of the IMP.

The IMP ties all maintenance equipment and information together and requires a minimum of recall about detail circuit operation.

The IMP consists of the following:

- 1. Maintenance Analysis Procedure (MAP) charts
- 2. CE aids
- 3. Diagnostic programs
- 4. FE education and FE publications

MAP charts are systematic flowcharts of failure analysis. Failure symptoms and/or a coded halt in a diagnostic program indicates the map chart to start with.

CE aids are: the CE probe, CE sense bits, single pin extenders, and MST card extenders. The MAP charts refer to these aids and call out when they are to be used.

Diagnostic programs are loaded and controlled by a diagnostic control program (DCP). The DCP may be modified by the CE to call specific test programs into use or perform a specific operation. Halts may occur during operation of the DCP or a diagnostic program that refers to a MAP chart for further diagnostic procedures.

FE education and FE publications expand on overall system and I/O device operation to aid in free-lance troubleshooting in the event that other IMP procedures fail to locate a problem.

For further information about IMP, MAPs, or the DCP, refer to the *Integrated Maintenance Package User's Guide*, the MAP charts, or the *Diagnostic Control Program User's Guide*. Each section contains a description and specific operating instructions for its use.

2.2 CONSOLE

The operator console contains the switches and lights necessary for operator control of the system. It is divided into two sections: system indicator lights, and system control switches.

2.2.1 System Indicator Lights

The system indicator lights section is divided into six parts. They are: system check lights, halt code indicator lights, field/operation indicator lights, keyboard ready light, command key indicator lights, and the system power on light.

Individual attention lights are provided for disk 1, disk 2, CRT, ledger card device, data recorder, SIOC, BSCA, and the printer. The processor check light is also displayed on the console.

The nine halt indicator lights, which are under program control, indicate to the operator a cause for system halt. The stop light (not under program control) indicates a halt when the stop switch is pressed.

The field/operation group of lights consists of eight lights that may be labeled by use of a plastic overlay. The program uses these lights to inform the operator at what point in the program he may enter specific data fields or take specific action.


The command key indicator light group consists of eight (standard) or sixteen (feature) lights that are associated with the command keys on the operator keyboard. Command key indicator lights are turned on or off by program control (LIO instruction). In addition, the program can light a specific command key light whenever there is a need to communicate a predefined condition to the operator. Plastic overlays are provided for the lights so that the significant meaning for a light can be changed by typing on the overlay.

Processor Check Light (PROC CHECK)

The processor check light turns on whenever an invalid op code, CPU parity error or invalid SAR condition is detected. It is also turned on when an invalid Q code is detected. If the check stop switch (on the CE console) is set to STOP, the processor check light is turned on when an I/O parity error is detected. It is turned off by system reset or by pressing the check reset key on the CE panel. Any of these errors cause the processing unit to come to an immediate stop. The clock is stopped and the input/output data may be lost. The specific error that caused the stop is displayed on the CE console display section.

I/O Attention Lights

Any of the following lights on indicates that the corresponding I/O device has been issued a start I/O instruction but is not ready to operate. A not ready condition can be caused by power not being on, or by some condition involving the paper or cards to be handled by the I/O device. The I/O attention indicators are SIOC, BSCA ATTN, LCD, CRT, DATA RCRDR, PRINTER, DISK DRIVE 1, and DISK DRIVE 2. The specific conditions that cause each I/O light to turn on are discussed under the individual I/O devices.



Halt Code Lights

These lights are turned on by the individual bits (nine) and the halt identifier bytes of the halt program level instruction.

Power On Light

This light is turned on when system power-on sequencing has been successfully completed and stays on until system power is turned off.

Keyboard Ready Light (KEYBD READY)

This light is on when the keyboard has been enabled and unlocked.

Stop Light

This light is turned on when the system start switch is moved to the stop position and is turned off by moving the system start switch to the start position, or by system reset.

Field/Operation Lights

These lights are turned on by a load I/O instruction. The meaning of each light is determined by the program being used. A plastic overlay is provided for the field/operation lights so that appropriate labels can be applied. These labels identify the particular meaning given to the lights by the programmer. Once turned on, the field/operation lights remain on until another load I/O instruction specifying the field/operation lights is executed.

Command Key Lights

These lights are controlled by the load I/O instruction. Separate load I/O instructions are used to turn the command lights on or off. Once turned on, command lights remain on until a load I/O instruction turns them off, or until a system reset takes place. A plastic overlay is provided for the command lights so that appropriate labels can be assigned to each command light in order to identify the particular meaning given to the light by the programmer.

2.2.2 System Control Switches

The system control switches section includes those switches required for system powering, program loading, system starting, stopping, resetting, and I/O selection.

Lamp Test

This switch, located behind the hinged command indicator panel, is used to check for faulty indicator lamps.

System Reset Switch

When this switch is moved to the on position, a system reset occurs. A system reset causes the system to idle (become inactive) and resets all I/O and machine registers, I/O controls, and status indicators. The program IAR and the program status register LSR's are reset to zero in a system reset.

Normally, a complete program restart is required after a system reset has been performed.

Disk Drive 1 and Disk Drive 2 Switches

These switches apply electrical power to their respective disk drive motors.

Disk Select Switch

This switch selects the disk from which the initial program load will be performed. When the switch is moved to the removable position, sector zero of cylinder zero of the removable disk is used for program loading. Similarly, when the switch is in the fixed position, sector zero of cylinder zero of the fixed disk on disk drive one is used for program loading.

Program Load Switch

This switch initiates loading the program into main storage. The following actions occur when this switch is on:

- 1. All I/O and machine registers, controls, and status indicators are reset.
- 2. The instruction address register is set to zero.
- 3. The disk file data address register is reset to zero. The record in cylinder zero, sector zero on one of the disks in disk drive one is read into storage starting at location 0000. The disk that provides the first record is selected by the setting of the disk select switch on the console.

When the program load switch is released, the processing unit executes the instructions read into storage from cylinder zero, sector zero, starting at location 0000.

If disk drive one is not ready, the I/O attention light is turned on. When the program load switch is operated, it is necessary only to make disk drive one ready to complete the program load function.

Data Recorder Switch (DATA RCRDR)

Moving this switch to the on-line position places the data recorder under program control when the verify-punch switch on the data recorder is in the punch position. The data recorder keyboard is disabled. Data can be entered into the system from the data recorder reading station or punched at the data recorder punching station. Data and control can be entered from the system keyboard under program control.

Moving this switch to the off-line position places the data recorder under its own control and allows it to function as a normal (off-line) data recorder.

Note. Switches on the data recorder must be properly set for the data recorder to operate under program control (see page 10-109).

Inquiry Request Switch

This switch is mounted on the console, and although this key is not under keyboard bail interlock control, it operates as though it were a key on the keyboard. Moving this switch to the on position causes the data and status bytes to be stored in the keyboard attachment circuitry. Interrupt level one must be enabled for the CPU to recognize this switch. The status byte has the function key bit (bit 3) on and the data byte contains the unique data character code for the inquiry request key (0001 0001).

With the inquiry request switch on, the interrupt request latch sets if the program enabled the interrupt. At interrupt poll time, the interrupt request latch output will activate the 'interrupt polled KB' line which forces a keyboard bit 1 to the local storage register through the DBI channel. This signals a keyboard interrupt request to the CPU. When the CPU accepts the keyboard interrupt request, a sense instruction is issued to the keyboard to allow the data and status bytes (generated by the inquiry request switch) to enter the CPU on the DBI channel. These bytes point to the main storage location containing the keyboard sub routine to unlock the keyboard and turn on the keyboard ready indicator.

Prior to the initiation of the inquiry request signal, the keyboard is locked (bail bar forward) and the interrupt is enabled.

System Start Switch

When this switch is moved to the start position the processor resets the halt code lights and resumes normal operation. When this switch is moved to the stop position the processor halts at the end of the operation in process. This halt is indicated by turning on the stop light on the console. I/O data transfers are completed without loss of information. The system can be restarted without loss of information only by setting the switch to the start position.


Power ON-OFF Switch

This switch controls the main electrical power to the system. When it is moved to the on position a partial system reset is generated and a power up sequence is started. The partial system reset prevents any I/O operations from starting until they are requested. The power up sequence is performed to apply the various voltages within the system in a manner to protect information in main storage. The on position of the power switch is interlocked with power supply safety circuits (overload protection and thermal circuits) and logic gate thermal protection. The system will not power up until the interlock circuits are complete.

In the off position, the system sequences the system power off in a manner to protect the information in main storage and opens the main power to the system. If an abnormal power off occurs (such as an electrical failure), the system will not sequence down properly and information in main storage may not be preserved.

2.3 FIELD ENGINEER CONSOLE PANEL

The FE control panel contains those switches and lights necessary for the field engineer to maintain the system. These controls and indicators are hidden behind a hinged panel and normally not used for customer operation. However, some of the switches on the FE console must be positioned correctly for the system to process in customer mode. The FE panel is located at the end of the CPU and may be removed from its normal mounting by lifting it upward. Support feet underneath the panel can be turned cross-wise to support the panel in an upright position. The cable attached to the panel is long enough to allow the panel to be placed on top of the CPU in position to be viewed while servicing the main gate of the CPU.



BR0354A

2.3.1 CE Display Indicators

CE Rotary Display

The rotary display unit consists of a row of 18 lights and eight legend strips mounted on an eight position roller. At any one time, only one of the eight strips is visible through a cutout in the console above the row of lights. A knob in the upper-left corner of the panel is attached to the roller to turn it to each of the eight positions. Turning the roller to each legend position selects the register or check condition as defined in the legend strip and connects each light to indicate the conditions of the signals. The over-all view of the eight legend strips and a description of each position is shown below.

1	SAR HI	Р	0	1	2	3	4	5	6	7	Р	0	1	2	3	4	5	6	7	SAR LO
2	LSR HI	Р	0	1	2	3	4	5	6	7	Р	0	1	2	3	4	5	6	7	LSR LO
3	OP REG	Р	0	1	2	3	4	5	.6	7	Р	0	1	2	3	4	5	6	7	QREG
4	B REG	Р	0	1	2	3	4	5	6	7		DIG CAR	DEC	RE COMP	ADD	SUB	TEMP CAR	AND	OR	ALU CTL
5	A REG	Р	0	1	2	3	4	5	6	7	Р	0	1	2	3	4	5	6	7	ALU OUT
6											Р			BIN OVF	TF	DEC OVF	ні	LO	EQ	COND REG
7	CSASNMT	Р	0	1	2	3	4	5	6	7		0	1	2	3	4	5	6	7	INT LEV
8	PROC CHK	I/O LSR	LSR F1	LSR F2	LSR HI	LSR LO	SAR HI	SAR LO	INV ADD	SDR	CAR	DBI	А/В	ALU	CPU DBO	OD/Q	INV OP	CHAN DBO	O O	PROC CHK

BR0640

- 1. SAR HI/SAR LO. Displays the contents of storage address register high and low.
- 2. LSR HI/LSR LO. Displays the contents of the LSR selected by the LSR display selector.
- OP REG. Displays the contents of the op register.
 Q REG. Displays the contents of the Q register.
- 4. B REG. Displays the contents of the B register.

ALU CTL. The state of the following ALU controls are displayed:

DIG CAR (digital carry)

DEC (decimal instruction)

RE COMP (recomplement)

ADD (addition)

SUB (subtraction)

TEMP CAR (temporary carry)

AND

OR

A REG. Displays the contents of the A register.
 ALU OUT. Displays the contents of the output of the ALU.

COND REG. The contents of the condition register is displayed as follows:

BIN OVF (binary overflow)

TF (test false)

DEC OVF (decimal overflow)

HI (high)

LO (low)

EQ (equal)

7. CS ASNMT. Cycle steal assignment is displayed as it is presented to the I/O devices on the I/O interface.

INT LEV. Interrupt level indicates which I/O device is interrupting the program.

8. PROC CHK. The processor checks are displayed as follows:

position is reserved in the event of future expansion.)

I/O LSR. Indicates selection of an LSR by an I/O device was not performed correctly.

LSR F1. Parity is incorrect on the output of the LSR feature 1.

LSR F2. Parity is incorrect on the output of the LSR feature 2. (This feature LSR is not used currently by the Model 6, but this

LSR HI. Parity is incorrect on the output of the basic LSR high.

LSR LO. Parity is incorrect on the output of the LSR low.

SAR HI. Parity is incorrect in the storage address register high.

SAR LO. Parity is incorrect in the storage address register low.

INV ADDR. The SAR contains an invalid address.

SDR. Parity in the storage data register is incorrect.

CAR. The carry out of the ALU is incorrect.

DBI. Parity is incorrect in the data bus in register.

A/B. Parity is incorrect in the A register or in the B register.

ALU. Parity is incorrect in the ALU register.

CPU DBO. Parity is incorrect on the CPU end of the data bus out to the I/O devices.

OP/Q. Parity is incorrect in the op register or the Q register.

INV OP. Invalid op code in the op register.

CHAN DBO. Parity is incorrect on the I/O device end of the data bus out from the CPU.

INV Q. An invalid Q byte is present in an I/O instruction.

Refer to the *Field Engineering Handbook System/3 Model 6*, order number ZY25-5501 for information to determine which check occurred first.

Machine Cycles

Twelve indicator lamps represent the twelve CPU machine cycles. They identify the processor cycle just completed in all modes of operation. However, when the CE mode selector switch is in clock step mode, the lamps indicate the cycle in progress. Except during an I/O cycle, no machine cycle indicator is on if (1) the CE mode switch is in the test position, (2) a system reset has occurred, or (3) an address compare stop has occurred, or (4) the stop key has been operated.

INT LEV

The interrupt level lamp indicates if any interrupt level is being serviced.

Clock

Ten lamps indicate machine clock cycles 0 through 9. If the CE mode selector switch is in one of the test or step modes, the clock is stopped at 9. In step mode the machine can be stepped through each cycle. Normal (process) mode uses only clock cycles 0 through 8.

Address Compare Lamp

This lamp comes on when the address set in the address/data switches matches the SAR. For this to occur, the rotary display switch must be in position 1(SAR). The system will not stop when the data matches unless the address compare switch is on. However, a sync point is available to indicate when an equal compare is made. See ALD KE 141.

I/O Check Lamp

This lamp is turned on when unit checks are detected by an addressed I/O device. The I/O check lamp can be turned off with a system reset, check reset or by the I/O attachment de-activating the I/O check interface line.

2.3.2 CE Controls

Address/Data Switches

These switches are used to set up addresses or data. Switches 1 through 4 can be used to load a 16 bit address into SAR. Switches 3 and 4 enter data into main storage: either 4 bits (switch 4) or 8 bits (switches 3 and 4) can be entered.

I/O Overlap Switch

This switch modifies control of the system so that I/O operations may be executed in either an overlap or a non-overlap mode. With the switch turned to the normal position of ON, I/O operations are executed in an overlap mode. When the switch is turned off, the I/O operation is completed before the next sequential instruction is executed. A mechanical interlock on the FE panel cover insures that the I/O overlap switch is in the on position with the cover closed.

File Write Switch

In the off position, this switch prevents writing on all disk surfaces. Its primary purpose is to permit analysis of file write problems without destroying information written on the file. A mechanical interlock on the FE panel cover insures that the file write switch is on, with the cover closed.

BSCA Switches (Local Test and BSCA Step)

The BSCA must be in a SIO test mode of operation for these switches to be effective. In the test mode, the switches allow the following actions:

Local Test Switch. Placing the BSCA in test mode removes the BSCA from the communications line for diagnostic testing purposes. Data transmitted is sent to the receive trigger to allow wrap-around operation. Test mode is used in conjunction with the external test switch. With the external test switch turned off, data is sent directly from the transmit trigger to the receive trigger; with the switch turned on, data is sent from the transmit trigger to the modem and then back to the receive trigger. The external test switch is located at the modem end of the medium speed cable. For high speed modems the switch is located on the CPU CE control panel.

BSCA Step Switch. Step mode allows stepping through a test operation by using the BSCA step key located on the CPU CE panel. The stepping operation can also be performed by using the machine cycle step or clock step and the CPU start key to step through each data phase and BCC phase within the bit time.

I/O Check Switch

This switch, when set to stop, forces the processor to an immediate stop on an I/O error. The console display is frozen to indicate the processor status at the time the error stop occurred. For normal operation, this switch is set to RUN.

To restart after an I/O error, activate CHECK RESET and then the start key.

Parity Switch

This switch, normally set to STOP, forces the processor to stop whenever a parity error is detected. Normal restart after a parity stop is to press CHECK RESET and then the start key. With the parity switch set to RUN, all parity errors are detected and displayed, but the processor stops for only some of the errors. The parity errors I/O LSR, INV ADR, INV OP, CHAN DBO, and INV Q are not affected by the setting of the parity switch and the processor will always stop on these errors. For all other errors, the processor will continue to run when the switch is in the run position.

Storage Test Switch

In the step position, a storage location is accessed with each depression of the start key. In the run position and the start key pressed, main storage is exercised by accessing either the same location repetitively or all of core sequentially.

Note: The storage test switch must be in the step position to avoid a processor check when changing the CE mode selector from alter storage position to display storage position or vice versa.

Address Increment Switch

This switch allows address incrementing when in the CE test modes of alter or display storage. With the switch on, the contents of SAR are incremented by 1 after each storage access. When the switch is off, SAR is not incremented.

Address Compare Switch

This switch allows a compare of the address/data switch setting and the register display when the register display is turned to SAR. When the address compare switch is in the run position, the address switch setting is compared to SAR through the register display, but no processor stop is initiated when a match occurs. The matched signal is provided as a sync point.

When the switch is in the stop position, a match of the address switches and the register display causes a processor stop at the completion of the storage read-write cycle. The processor is restarted by pressing the start key. I/O data transfer takes place without loss of information. The contents of SAR do not necessarily match the setting of the address switches when the processor stops.

System Reset Key

When this key is pressed, it resets all I/O registers, CPU registers, controls, and status registers, including the program status register (PSR) and the current IAR (P1 or P2 IAR) register to zero. System reset is operable only when the CE mode selector is set to the process mode.

Check Reset Key

This key resets the processor and I/O check conditions. Check reset removes the current error conditions and allows the processor to resume its operation after the start key is pressed. It also resets the system power-check function and allows a power-on retry.

Start/Stop Switch

In the start position, this switch takes the processor out of the stop or halt state, turns off the program stop lights, and allows the processor to resume its normal operation.

In the stop position, the processor halts at the end of the operation in progress. The halt state of the CPU is indicated by the stop indicator on the system keyboard console. I/O data is transferred completely and without loss of information. The processor can be restarted, without loss of information by placing the switch in the start position.

LSR Display Selector

This rotary switch selects the local store register (LSR) to be displayed in position 2 of the rotary display switch. The LSR's that can be displayed are the instruction address register (IAR), address recall register (ARR), index register 1 (XR1), and index register 2 (XR2). The selected LSR is displayed whenever the CPU is not in CPU or I/O cycles. When this switch is in the normal position, as it should be when the system is in operation, the CPU controls the selection and display of LSR's.

The off position is for CE use. In this position LSR's other than IAR, ARR, XR1, XR2, may be displayed by selecting the desired LSR manually as follows:

- 1. Turn the LSR display switch to OFF.
- 2. Turn the rotary display switch to position 2. (LSR Hi-Lo).
- Tie up the desired LSR to -0.75 volts as shown below.

		BASIC
	US	
	o 2 o	IAR INT 1
LLAR/CRT	030	DFCR
AAR	040	ARR/IAR
BAR	050	PSR
To Display LSR's	060	
Roller SW to Position 2, CPU not running	o 7 o	
LSR Display Selector to off. Tie up to LSR. See Tie Up Chart.	080	
The up to Lan. See The Op Chart.	o 9 o	PCAR
ARR INT 1	o 10 o	DRR/LCR
DRAR	0110	PDAR
IAR/ARR	o 12 o	XR1
XR2	o 13 o	DFDR
A-B2C2	ALD Page	MA107
		FEATURE 1
	P M	
Example, to Display AAR:		
1. Stop CPU	020	
2. Turn roller display to position 2	030	
3. Turn LSR display selector to off	0 5 0	ARR INT 2
4. Tie up B2-C2M08 to B2-C2U04.	0 6 0	ARR IN 12
	070	
	080	
	090	
IAR INT 2	0 10 0	CRTAR
	0 11 0	
SIAR	0 12 0	BSCAR
ARR INT 4	0 13 0	IAR INT 4
	L	
A-B2D2	ALD pag	e MA212

Tie up chart

Device	+ Tie up	ALD Page				
СРИ	B2C2M08 B2B2M08	MA122 MA177				
Disk	A1T2G13 A1S2M13 A1F2J04	GD201 GD211 GD326				
Data Recorder	B1R2S09 B1T2G10	RP201 RP311				
CRT	B1Q2D12	CT101				
Keyboard	B1M2G11	PK024				
Channel	B1J2P13	KE161				
Printer	A2O2D04 A2O3D04 A2U2D04 A2S2J10 A2R2B04 A2M2G12	PR111 PR121 PR123 PR221 PR232 PR271				
SIOC (B gate)	A1S4G08					

BR1748

CE Mode Selector Switch

This rotary switch selects one of three processor operating modes: process mode and two positions for CE use, test mode and step mode.

Process Mode. Process mode is the normal position for customer operation of the system. The CE mode switch should be left in this position before returning the system back to the customer for use.

Test Mode. In the test mode, data in core storage can be displayed by the CE panel indicators. Data set up in the address/data switches 3 and 4 can be entered into core storage, or the SAR address can be altered. A functional description of each test position is as follows:

1. Display Storage. The contents of main storage at the address specified by SAR, are transferred to the B register when the start key is operated. When the start key is released, the data is rewritten back into storage and transferred to the Q register.

Note: In the test mode, invalid storage addresses are not checked, therefore the following SAR (Hi) bits are ignored:

8K memory bits 0, 1, and 2, 12/16K memory bits 0 and 1.

A processor check will occur if the CE mode selector is changed from the alter storage position to display storage (or the reverse) and the storage test switch is not in the step position.

- 2. Alter Storage. Data set up in address/data switches 3 and 4, is transferred to the A register when the start key is operated. When the start key is released, the data is written into core storage at the address specified by SAR, and transferred into the Q register. Data may also be entered into main storage with the system console keyboard. This procedure is useful for hand-entering several continuous bytes of data into core storage. Data can be entered from the keyboard as follows:
 - a. Load SAR with the main storage address where the first data byte is to be entered as per the instruction in alter SAR.
 - b. Set the address increment switch to ON, and the storage test switch to STEP.
 - c. Hexadecimal characters can now be entered by typing on the keyboard. Each byte is entered as two key strokes. After each second key stroke the hexadecimal character is entered into main storage and the address in SAR is incremented by one.

Only the keyboard keys 0 through 9, and A through F can be used to enter data. The use of any other keyboard key results in a keyboard lockup. To unlock the keyboard, note the address in SAR, and perform a system reset to unlock the keyboard. Then reload SAR and retype the byte entered in error.

3. Alter SAR. An address set up in the address/data switches 1 through 4 is transferred into SAR through the IAR when the start key is operated. The IAR address will be the same as the address in SAR after an alter SAR operation.

Note: When the CE selector switch is rotated through the alter storage position, it causes a keyboard bail reset and unlocks the keyboard. If this action is undesired, a system reset should be performed to relock the keyboard.

Step Mode. There are three positions in the step mode of operation. Each position controls the manner in which the processor performs the stored program.

- Instruction Step. This mode causes one complete instruction to be performed with each operation of the start switch. The I-phase is performed when the switch is activated and the E-phase, if any, when the start switch is released.
- 2. Machine Cycle Step. This mode advances a program instruction through one machine cycle with each operation of the start switch. When the start switch is activated, data in storage is accessed, modified as required and the result displayed in the FE panel indicators. When the start key is released, the original data or the result (depending on the instruction operation) is written back into storage.
- 3. Clock Step. This mode advances the CPU clock through an oddnumbered clock cycle with each operation of the start switch, and an even-numbered clock cycle on the release of the start key.

Note: The clock is allowed to run at the end of the I-phase during a start I/O instruction, until the I/O data transfer is complete. In the step mode, the start key is not functional during the time a I/O device is transferring data.

Halt identifier lights do not turn on when the CPU is in the clock step mode.

Program Load Switch (Pushbutton)

This switch is functionally the same as the one on the keyboard console and initiates loading a program into main storage. The following actions occur when this switch is on:

- 1. All I/O and machine registers, controls, and status indicators are reset.
- 2. The instruction address register is set to zero.
- 3. The disk file data address register is reset to zero. The record in cylinder zero, sector zero on one of the disks in disk drive one is read into storage starting at location 0000. The disk that provides the first record is selected by the setting of the disk select switch on the console.

When the program load switch is released, the processing unit executes the instructions read into storage from cylinder zero, sector zero, starting at location 0000.

If disk drive one is not ready, the I/O attention light is turned on. When the program load switch is operated, it is necessary only to make disk drive one ready to complete the program load function.

J1

This jack is for connecting the alternate program load device (APLD) output signal to the CPU for diagnostic program loading or updating programs.

2.4 ERROR LOG AND STATISTICAL DATA RECORDING

The System/3 Model 6 accumulates two types of error recording. All I/O

device errors are recorded in an area called *out board recording* (OBR). Various counts of temporary errors (ones subsequently overcome by retry) and other statistical data are recorded in an area called *statistical data recording* (SDR). OBR I/O errors cause the Q, R, sense bytes and other data to be recorded in the OBR table located on sectors 7 and 8 of the fixed disk on drive 1. The most current OBR entry is found by using the first two bytes of sector 7 as displacement from the beginning of sector 7.


Sectors 3 through 6 contain 512 two-byte counters which are used to accumulate statistics about temporary and permanent I/O errors which have occurred. This data in these counters is called *statistical data recording*. SDR data is recorded on sectors 3 through 6 of the fixed disk on drive 1.

The OBR and SDR data are retrieved from the disk and printed on the printer by the CE utility program ERAP. The ERAP ID is FF7 and is called in via DCP.

2.5 VOLTAGE LEVELS

Acceptable voltage levels for monolithic system technology (MST)-1 and solid logic dense (SLD) 700 technology are:





2.6 ERROR RECOVERY PROCEDURES

Refer to the system operating guide for operator recovery procedures indicated by the I/O attention lights on the console.

2.7 SPECIAL TOOLS


The following special tools used in troubleshooting System/3 are either included in the System/3 shipping group or are available from the branch office. See the *Integrated Maintenance Package User's Guide* for detailed descriptions of the tools.

2.7.1 CE Diagnostic Probe


The CE diagnostic probe (see figure to the right, part 817971) acts as a freerunning oscilloscope which replaces scope usage for most System/3 service calls. The probe can measure SLD 100/700 and MST-1 signal levels. The probe also has two MST-1 gates for gated operation. Consult the *Integrated Maintenance Package User's Guide* for specific levels that trigger the probe. The lamps (part 454612) and probe tips (part 453163), shown in the disassembled view of the probe (shown to the right), are field replaceable.

2.7.2 Jumper Wires

Six jumper wires (see figure below) are included in each 5406 shipping group; two 6 inch wires (part 829117), two 12 inch wires (part 2588263) and two 18 inch wires (part 829118). These jumpers are for use with the MAP charts and diagnostic programs.




BR0645




2.7.3 Single Pin Extenders

The single pin extender (shown below, part 2594238) is used to extend board pins when using the CE meter to measure voltage levels. The use of these pins eliminates shorting to adjacent pins when using the meter leads.



2.7.4 MST-1 Card Extender

The MST-1 card extender (shown below, part 2360068) allows the CE to extend a card above the tops of adjacent cards on a board. This makes the module pins on the back of the card more accessible for probing with a scope or the diagnostic probe. These card extenders are stocked at the branch office.



2.8 ALTERNATE PROGRAM LOAD DEVICE

The alternate program load device (APLD) is a cassette tape recorder that serves as an alternate input device to the Model 6. It is used to load file diagnostics when they are unavailable from the file due to a malfunction. It is also used to put revisions into the disk resident diagnostic program libraries.

2.8.1 Interface Circuits

The APLD attachment contains only pulse shaping circuitry. Error detection, tape speed synchronization, noise elimination, signal detection, data separation, and de-serialization functions are all performed by the tape loader program.

The interface circuits are contained on a single wide two high MST-1 card which is located on the printer attachment board (location A-A2B4). The function of the interface circuits is to convert the tape audio signals to machine readable MST-1 levels. They consist of:


- 1. 60 Hz noise filter
- 2. Comparator
- 3. Shaper
- 4. Level Converter
- 5. Polarity Hold Latch

The read signal is first filtered to eliminate 60 Hz noise. It is then compared to a reference voltage, and a signal is generated at the comparator output when a positive input signal swing is detected. The generated comparator signal is shaped to the write signal pulse width by a single shot shaper. Then it is converted in the level converter to the desired logic level. The output of the level converter goes to a polarity hold latch which is conditioned during clock 2 of each CPU cycle. The output of the polarity hold latch is OR'ed with the 'printer busy' line. During a read data sample, the 'printer busy' condition is tested by performing a test I/O. When 'printer busy' is present during the sample, a binary 1 is placed in core. When it is not present during the sample, a binary 0 is placed in core.

2.8.2 Tapes

There are two types of tapes used with the alternate program load device.

- The first type of tape consists of the tape loader and the diagnostic control program (DCP). To load this tape, a 38 byte bootstrap program must be manually entered into core. Following the loader and DCP, there are a number of file section programs.
- 2. The second type of tape takes the place of card input decks used with the editor program. This tape allows the editor to function nearly



unchanged from its normal mode, except that the card read routine is overlayed with a tape read routine. The tape consists of card images of the editor data deck (one card per tape record). During operation, each time the editor program calls for a card input, a tape image of the card is read in rather than the card. To use the card image tapes, DCP and the editor programs must be fully loaded.

2.8.3 Programs

To load programs from tape, refer to the procedures contained in the *FE Diagnostic User's Guide*.

Bootstrap Loader

The bootstrap loader is a thirty-eight (38) byte manually entered program used to bring in the normal tape loader when the file is inoperable. This program contains no automatic tape speed synchronism, but instructions are provided in the tape MAPS for modification of timing constants if retry is required.

Bootstrap Loader:

Storage Address	Program	Program Description
005D	C202005D	Load address XR2 (005D)
0061	AFD9FFFF	SLC (branch from itself 218 times)
0065	E1E20E	TIO (for busy branch to 006B)
0068	E08708	BC to 0065
006B	ACFFFFF	MVC 256 (approximately 772 us)
006F	AC62FFFF	MVC 99 (approximately 303 us)
0073	BA01FF	SBN (set bit on) at 015C
0076	E1E21F	TIO — (for busy branch to 007C)
0079	BB01FF	SBF at 01FC (set off)
007C	AED9FFFF	ALC (218 position binary counter)
0800	E02008	BC — binary overflow

Tape Loader (Normal)

The tape loader is a three hundred fifty (350) byte tape read program with the following features:

- 1. Tape speed synchronization.
- 2. Error detection (record hash total).
- 3. Specification for length of data record and address where data is to be placed in memory.
- 4. Record number.
- 5. FE communication via command and field indicator lights.
- 6. Record identification (any normal input card for diagnostic control program and/or section programs).
- 7. Bit count (overflows beyond 8 bits are ignored).
- 8. Provision for restart in case of soft tape errors.

Diagnostic Control Program (DCP)

This is the standard DCP modified for tape use, and can be read in from the cassette so that it can be used with the file diagnostics.

2.8.4 File Diagnostics


These are the complete set of file diagnostic programs in sequential order. They are coupled with the MAPS for fault locating.

2.8.5 APLD Setup

- 1. Connect the 7.5 Vac adapter from the ac adapter socket to the ac convenience outlet.
- 2. Connect the shielded audio cable from the cassette output socket to J1 on the CE panel.
 - *Note:* When the audio cable is plugged into the cassette output socket, the cassette speaker is disabled.
- 3. The volume control setting should be approximately 6.
- 4. The read MST card is plugged into location A-A2B4.

2.8.6 Maintenance

For maintenance of the tape cassette, refer to the manufacturers handbook issued with the tape cassette.



Chapter 3. Preventive Maintenance

3.1 SCHEDULED MAINTENANCE

The preventive maintenance philosophy for the System/3 Model 6 is that it is done during unscheduled interrupts whenever possible. When an unscheduled interrupt does not occur on a system within the time limits specified below, scheduled maintenance is performed as follows:

- 1. Blowers—check every six months for proper operation.
- 2. Filters—replace every six months, if necessary.
- 3. Memory—no preventive maintenance is performed if the memory is operating properly. If adjustments are required, the XYZ drive voltage is varied from -30V by ±1.2V while exercising the BSM with a worst case pattern. This should establish an operating point. Adjustments are made using the voltmeter specified in chapter 4.



Chapter 4. Checks, Adjustments, and Removals

4.1 MONOLITHIC SYSTEM TECHNOLOGY (MST) MAINTENANCE

All normal maintenance procedures for monolithic system technology components are found in the IBM Field Engineering Theory of Operations Manual, *Monolithic System Technology Packaging, Tools, and Wiring Change Procedure.* This manual includes information regarding:

MST packaging Tools Wiring change procedure Emergency card repair

4.2 MONOLITHIC TECHNOLOGY SYSTEM CARDS

The lettering within a logical block on a systems diagram page gives the location of that block in the card gates. It also indicates other pertinent data as described in the MST packaging FETOM (described above). Identification of pins, panels, rows, and columns is also described in this manual.

Logic block locations within the system diagrams are shown on system diagram card location charts. The system index contains the machine features indexing of automated logic diagrams (ALDS) and maintenance diagrams.

4.3 BRIDGE BASIC STORAGE MODULE (BSM)

For reliable storage operation, the BSM diagnostics should run 2 minutes without errors when the -30 volt XYZ drive voltage is biased 1.2 volts in either direction from its initial setting. If BSM operation is unreliable, a fault exists, or XYZ drive voltage (-30V) reoptimization is required, or strobe setting and -30V reoptimization is required.

Proper setting for the -30V power supply and the strobe settings for each BSM are recorded on a decal located on the XYZ current limiting resistor cover (see the figure to the right).


Note: The -30V power supply is self-adjusting for temperature and adjusts by -75 mV for each degree Fahrenheit temperature rise.

If the BSM operation is unreliable, a fault should be the first problem suspected. The only repairs possible are card replacement, voltage and strobe adjustments, and repair of minor (visible) shorts, open diodes, or open circuits. Major array failures (shorted diodes, internal opens, etc.) necessitate BSM replacement.

Most problems fall into 2 categories of component failures.


- 1. Normal circuit failures (card, loose connector, etc.)
- 2. Array failures (shorted lines, open line, diode, etc.)

Intermittent or random failures are treated separately.



8K Basic Storage Module (Probe Side)


BR1749



16K Basic Storage Module (Probe Side)


4.3.1 Fault Location

If a failing pattern is not already evident, try manually storing and displaying or scanning storage to establish a pattern. If this fails, run the storage diagnostics.



8K Basic Storage Module (Card Side)

BR1751



16K Basic Storage Module (Card Side)

4.3.1.1 Circuit Failures

All BSM problems should be approached as if there has been a circuit failure. Circuit failures (card, connector, etc.) can be broken into distinct patterns. For example:

- Single bit—all addresses
- Single bit—one block of addresses
- Multiple bits—all addresses
- Multiple bits—one block of addresses

The 'all addresses' failure could be caused by the drive current source card or the control driver card. The 'block of addresses' failure could be caused by a defective gate driver card. For example, if SAR bit 7, 8 or 9 are always active in the failing address, the chart in the figure indicates the failure could be the Y-Lo gate driver.

Single-bit or multiple-bit failures may be caused by a sense/inhibit card which also contains the SDR latch for that bit.

Card location


Bits	8K BSM	16K BSM
0, 1, 2	XXJ4	XXJ4
3, 4, 5	XXH4	XXH4
6,7,8	XXG4	XXG4
9, 10, 11		XXF4
12, 13, 14		XXE4
15, 16, 17		XXD4

Note: Bits 9-17 are 0-8 when SAR bit 2 is active. Bit 8 and 17 is the P bit

BR1753

Multiple-bit failures at all addresses may also be caused by the strobe driver card. (For card location, see ALD page SR224.)

Using bridge map charts (trouble analysis flowcharts) allows repair of most of the failures by swapping or replacing cards. Use the CE pocket meter and diagnostic probe for help in locating and repairing the trouble.



			0	2		3	4	5	6
				Gate-Driver Location				X-Y Gate	X-Y Rd/Wr
		Y Hi	Y Lo	X Hi	X Hị B	X Lo	Control	Drive Current	
SAR Bits	1	2	3456	789	10 1	1 12	13 14 15	Driver	Source
8K-16K BSM	BSM Selection	Byte Control (not used on 8K)	XXG2 XXH2	XXF2	XXE2	Not Used	XXD2	XXB2	XXJ2
ALD Page		SR061 SR062	SR051	SR041	SR043	SR031	SR021	SR022	

4.3.2 Array Failures

If the array fails, replacement is necessary unless the failure can be traced to cabling defects, visual defects, or an open diode. Trouble caused by open diodes can be repaired by patching a new diode across the open one. Shorted diodes require replacing the array.

4.3.2.1 Single Bit, Multiple Address Failures

A sense/inhibit (S/Z) problem usually shows up as an extra or missing bit throughout an 8K block of storage (each sense/inhibit line passes through 8,192 cores). If the sense/inhibit card is not at fault, check the wiring to the inhibit current limiting resistor. (Refer to SR071-076 and to SR264 for locations.) Check that -30 volts appears on pin 2 of the affected resistor.

Check also for a broken S/Z wire between the array and the back panel pins on the sense amplifier. A complete S/Z winding resistance should measure approximately 14.0 ohms. If the open or shorted S/Z winding is within the core plane, replace the BSM.

4.3.2.2 Multiple Bits, Multiple Address Failures

If this type of failure cannot be corrected by card swapping or replacement, an array fault probably exists. If the failure is related to a combination of more than one address pattern, suspect a short between drive lines.


4.3.2.2.1 Continuity Check of XY Drive Lines. The charts on SR174 and SR184 describe all X and Y drive lines and contain all the points (terminals) for performing a continuity check. Example: See the figure to the right.

This example is for the failing X-address of 000110. X-read current is shown from left to right through the array X-winding. X-write current is shown from right to left through the same array X-winding.

(In the following discussion, column numbers refer to the chart on SR174.) Starting from the X-read lo gate, D2G10 (column 13) current flows to terminal 56 on the top diode board (column 12), through a diode in diode pack 25 on the top diode board (column 11), to pin 161 on top diode board (column 9), through the X-winding to pin 12 on the top diode board (column 7), through a diode in diode pack 32 on the top diode board (column 6), to terminal 4 on the top diode board (column 3) to the X-read hi gate, E2B12 (column 2).

Likewise, it can be seen that X-write current flows from the X-write hi gate, S2D11 (column 4), in the reverse direction through the X-winding, to the X-write lo gate, D2J09 (column 15).

4.3.2.2.2 Locating an Open Diode. Because of the complex connections of the isolation diodes, a continuity check is difficult. To locate an open diode, use the method described next. The cards named are for the same failing X-address (000110) discussed in Section 4.3.2.2.1. Refer also to the figure on the next page, "Locating an Open Diode."



- Turn off power.
- 2. Remove X gate cards D2 and E2.
- 3. Probe the points shown with the ohmmeter; be sure to observe the polarity of the meter as indicated by the + or −. Expected meter readings are infinity (∞) or some resistance (R, unpredictable because of circuit variations and the meter in use).

An open drive line may also be verified by scoping the source driver load resistor on the resistor panel. See page 1-408 "Scope Pictures F" for the

waveform of the Y-read current source with and without an open diode (see SR264). This method will identify an open array drive line if both YRD and YWR appear open. If either is correct, an open diode is likely. Make a continuity check to determine which of the two diodes in the line is open.

If an open diode exists, the charts of SR174 and SR184 indicate the polarity of the diode to be replaced. See the bottom of the figure above for diode locations with respect to the charts.

4.3.2.2.2 Replacing an Open Diode. An individual diode cannot be removed since it is part of a module containing 16 diodes. Replacement consists of soldering an individual GY diode (part 2414891) over the defective one. (A shorted diode calls for replacement of the BSM.)

When replacing a diode, use thermal set compound (part 814007) as a heat sink. Wrap one end of a yellow wire to the wrap terminal on the diode board and solder the other end to the diode. Solder the remaining end of the diode to the solderable pin on the edge of the diode board. After diode replacement, check for reliable BSM operation.

4.3.2.2.4 Exposing Bottom Diode Board. If an open Y-drive line exists and the fault cannot be located on the top diode board, remove the BSM to expose the bottom diode board.

- 1. Disconnect all cables to the BSM.
- 2. Remove all the cards.
- Remove the BSM (weight—approximately 18 pounds) and lay the unit on a table with the card side down, pin side up.
- Loosen the 4 nuts which hold the array onto the board. It is now connected by only the drive and sense-inhibit cables,
 - *Note:* It is now possible to raise the board separately leaving the array resting on the table and expose the bottom diode board, or you may continue.
- Turn the unit over. Support the array since it is connected only by wiring.
- Pull the array out vertically and turn it over so that the top side is down and lying on the card sockets. The bottom diode board is now completely exposed.

4.3.2.2.5 BSM Replacement. Some systems supply -30 volts to the BSM with a single 'mini-bus' connector to the following points: C5D09, D5D09, E5D09, F5D09, G5D09, H5D09, and J5D09 (see SR264). Earlier systems supplied -30V with a single wire to C5D09. The remaining points were jumpered on the board. This includes the associated D08 ground pins.

When replacing a BSM it may be necessary to save the jumpers for use on the new BSM if your system does not use the 'mini-bus' connector.

4.3.2.3 Poor Solder Connections and Welds

If a problem appears to be an open diode or an internal open within the array, a complete resistance check should be made. Any poor solder connections or welds should be resoldered.


Also check for an open land pattern in the X-return card (for an X-drive line). If there is an open land pattern, use a piece of #30 wire to repair the break.

4.3.2.4 Shorts Between Drive Lines


Shorts between X- or Y-drive lines usually show up as dropping one or more bits of two addresses. In almost all cases, analysis of the failing addresses shows that two adjacent X- or Y-drive lines are the problem. Once the two lines are located, make a resistance check of the lines, moving from one end of the array to the other. Because of the resistance of the windings, less

Example: Locating an open diode associated with the failing X-address of

000110



IMPORTANT: Remove X-Gate Cards D2 and E2



resistance is seen as you get closer to the short.

In almost all cases, the short is either some foreign material between two adjacent pins or two pins touching. A visual check with a strong light may show the short. However, if foreign material is causing the short, it may not be visible. Try passing a piece of paper between the pins at the area of the short.

4.3.2.5 Defective Cores

A defective core position usually shows up as dropping a single bit in a single address. This type of problem can be caused by the individual core losing its magnetic properties because it is cracked, chipped, or broken.

Vary the -30V drive voltage and the strobe setting to see if the rate of failure changes. If you are unable to obtain a reliable operating position, BSM replacement is necessary. See 4.3.4 and 4.3.5 for drive voltage and strobe reoptimization.

4.3.3 Intermittent or Random Failures

If a failure pattern cannot be determined, check the following for possible failure causes.

- 1. Using an oscilloscope, probe the:
 - a. XY drive voltage pulses on the XY read and write current limiting resistors and compare them to those shown in BSM waveforms B, C, D and E, page 1-407 and 1-408.

Note: Probe pins 1 and 3 are common. No pulse can be observed on resistor pin 2, since it is ground.

 b. Z drive voltage pulses on the Z (inhibit) current limiting resistors and compare them to those shown in BSM waveform F, page 1-408A.

Note: No pulse can be observed on resistor pin 2 since it is the -30V power supply connection. Note also that the magnitude of the pulses may vary slightly if the XYZ drive voltage setting is not at -30V. (XYZ drive voltage supply is a temperature correcting supply.)

- c. Control driver (BSM waveform G, page 1-408A).
- d. Strobe driver (BSM waveform H, page 1-408B).
- 2. Check for improper setting of the -30V, +6V, -4V, -14V, and/or +3V. (Use a Weston 901 meter or equivalent when adjusting these voltages.)

Note: The +3V supply should be adjusted with reference to +6V. This results in a negative reading.

- 3. Check the voltage connectors to the large circuit board. (See SR264.)
- Check to see if the back panel resistor assemblies are misplugged. (See SR264.)
- 5. Check for loose interface cables or terminator cards. (See SR 201, 224, 228, 229.)
- 6. Check for improper MST-1 levels at the interface.

4.3.4 XYZ Drive Voltage (-30V) Reoptimization (8-16K)

Reverify drive voltage marginal limits whenever replacing S/Z, timing, driver source, or strobe driver cards.

To reoptimize the drive voltage:

- 1. Loop storage diagnostics no. 96.
- 2. Determine the upper drive voltage (-30V) limit by slowly decreasing the drive voltage reading until an error occurs. Record the last oper-

ating voltage as the upper limit. If system reset and start does not start the diagnostic, set the drive voltage close to normal and reload the diagnostic. Determine the lower limit by slowly increasing the voltage reading until an error occurs (do not exceed a more negative voltage than -35V). Record the last operating voltage (or -35V) as the lower limit.

Note: The BSM should run error free for a minimum of 30 seconds at the last operating point.

- The optimum drive voltage is the average of the upper and the lower BSM limits.
- If the difference between the upper and lower limits is less than 2.4 volts, strobe reoptimization may be necessary.

Note: When reoptimizing the drive voltage or strobe setting, a thermometer (part 5392366 or any standard thermometer) placed at the base of the array should read between 68 degrees and 86 degrees Fahrenheit. The voltage may be reoptimized outside of this range, but a check at the current temperature should be made as soon as possible.


4.3.5 Strobe Setting Reoptimization (8-16K)

To reoptimize the strobe setting:

- 1. Loop storage diagnostics no. 96.
- 2. Refer to the decal on the XYZ current limiting resistor cover. Use the present strobe setting and determine the upper and lower XYZ drive voltage limit, which is explained by 4.3.4 step 2. Record these limits as shown by point A and B in scope picture A (on this page). Repeat 4.3.4 step 2 for strobe setting 10, 20 and 30 ns before and after the present strobe setting. Strobe settings are made on the strobe driver card (SR254). Plot the XYZ drive voltage limits as shown in the figure. Set final strobe timing between points where the XYZ driver voltage limits start to drop off.
- If the difference between the upper and lower limits is less than 2.4 volts, a fault probably exists which must be corrected before further reoptimization is attempted.
- 4. Set the optimum drive voltage (-30V) which is the average of the upper and lower BSM limits at the selected strobe setting.
- 5. BSM access time is measured from when 'Rd call/Write call' becomes active, until all sense data latches are active. (Measure access time while writing all ones into the BSM.) Access time must be 445ns or less. If necessary, reset the strobe setting to obtain 445ns or less.


The minimum 2.4 volt spread for XYZ voltage must still be met at the new setting.

Note. If the strobe driver card is replaced, strobe jumpers must be put in the new strobe driver card.




Scope Picture A
Optimization—Strobe and XYZ Drive Voltage

Switch Name	Setting		
CE Mode Selector	Alter Storage		
Data	'00'		
Storage Test	Run		
Address Increment	On		



Switch Name	Setting
CE Mode Selector	Alter Storage
Data	'00'
Storage Test	Run
Address Increment	On



Sync: Plus External Time Base: 200ns/cm B4A1D11 Sync Pin: Signal Name: Reset

Channel 1

Vertical Gain: 1 V/cm

Signal Pin: B4B3G03 (8K-16K BSM) Signal Name: Reset

Channel 2

Vertical Gain: 1 V/cm

B4A2B02 (8K-16K BSM) Signal Pin:

Signal Name:

Rd Call Wr Call

Plus External Sync: Time Base: 200ns/cm Sync Pin: B4A1D11 Signal Name: Reset

Channel 1

Vertical Gain: 1 V/cm

Signal Pin: B4A2B02 (8K-16K BSM) Signal Name: Rd Call Wr Call


Channel 2

Vertical Gain: 10 V/cm

B4J2G05 (8K-16K BSM) Signal Pin:

Signal Name: X Rd Current Source Resistor

Switch Name Setting **CE Mode Selector** Alter Storage '00' Data Storage Test Run On Address Increment



Plus External Sync: Time Base: 200ns/cm B4A1D11 Sync Pin: Signal Name: Reset

Channel 1

Vertical Gain: 1 V/cm

B4J2J13 (8K-16K BSM) Signal Pin:

Signal Name: Read Time


Channel 2

Vertical Gain: 10 V/cm

B4J2G05 (8K-16K BSM) Signal Pin:

Signal Name: X Rd Current Source Resistor

Switch Name	Setting
CE Mode Selector	Alter Storage
Storage Test	Run
Address Increment	On



Plus External Sync: 200ns/cm Time Base: Sync Pin: B4A1D11 Signal Name: Reset

Channel 1

Vertical Gain: 1 V/cm

Signal Pin: B4J2J13 (8K-16K BSM)

Signal Name: Read Time

Channel 2

Vertical Gain: 10 V/cm


B4J2J10 (8K-16K BSM) Signal Pin:

Signal Name: X Write Current Source Resistor

BR0658A

BR0657A

Switch Name	Setting	
CE Mode Selector	Alter Storage	
Storage Test	Run	
Address Increment	On	



Sync:	Plus Externa
Time Base:	200ns/cm
Sync Pin:	B4A1D11
Signal Name:	Reset

Channel 1

Vertical Gain: 1 V/cm

Signal Pin: B4J2B03 (8K-16K BSM) Signal Name:

Write Time


Channel 2

Vertical Gain: 10 V/cm

Signal Pin: B4J2J10 (8K-16K BSM)

Signal Name: X Write Current Source Resistor

Setting	
Alter Storage	
'00'	
Run	
On	



Sync:	Plus Extern		
Time Base:	200ns/cm		
Sync Pin:	B4A1D11		
Signal Name:	Reset		

Channel 1

Vertical Gain: 1 V/cm

Signal Pin: Signal Name:

B4A2B02 (8K-16K BSM) Rd Call Wr Call

Channel 2


Vertical Gain: 10 V/cm

Signal Pin: B4J2D05 (8K-16K BSM)

Signal Name: Y Read Current Source Resistor

BR0659A

tting
Storage



Plus External		
200ns/cm		
B4A1D11		
Reset		

Channel 1

Vertical Gain: 1 V/cm

B4J2B03 (8K-16K BSM) Signal Pin:


Signal Name: Write Time


Channel 2

Vertical Gain: 10 V/cm

Signal Pin: B4J2D07 (8K-16K BSM)

Signal Name: Y Write Current Source Resistor







Channel 1

Vertical Gain: 1 V/cm

Signal Pin: B4A2B02 (8K-16K BSM)

Rd Call Wr Call Signal Name:

Channel 2

Vertical Gain: 1 V/cm

Signal Pin: B4J2B03 (8K-16K BSM)


Signal Name: Write Time

*Ground

BSM Waveforms E

BR0660A

Switch Name	Setting
CE Mode Selector	Alter Storage
Data	'00'
Storage Test	Run
Address Increment	On



									-	Signal Name:	Reset
++++	1111	++++	1111	· · · · ·	,,,,, 	1111	1111		*	Channel 1 Vertical Gain:	1 V/cm
		٥								Signal Pin: Signal Name:	B4A2B02 (8K-16K BSM) Rd Call Wr Call
										Channel 2 Vertical Gain: Signal Pin:	10 V/cm B4J4G10 (8K-16K BSM)
						war la	el data	rminad		Signal Name:	Z Load Bit 0

Sync:

Sync:

Time Base:

Time Base:

Sync Pin:


Plus External

Plus External

200ns/cm

200ns/cm B4A1D11

Switch Name	Setting
CE Mode Selector	Alter Storage
Storage Test	Run
Address Increment	On





Sync:	Plus External
Time Base:	200ns/cm
Sync Pin:	B4A1D11
Signal Name:	Reset
Channel 1	
Vertical Gain:	1 V/cm
Signal Pin:	B4J4J04
Signal Name:	Inhibit Byte 1

Channel 2

Vertical Gain: 10 V/cm Signal Pin: B4J4G10 (8K-16K BSM) Signal Name: Z Load Bit 0

BR0661A





Setting

Alter Storage

Plus External Sync: Time Base: 200ns/cm Sync Pin: B4A1D11 Signal Name: Reset

Channel 1

Vertical Gain: 1 V/cm

Signal Pin: B4B2B03 (8K-16K BSM)


Signal Name: Rd Control

Channel 2

Vertical Gain: 10 V/cm

Signal Pin: B4B2D10 (8K-16K BSM)

Signal Name: X Rd Lo Gate Ctrl



X Rd or Y Wr Lo Gate Ctrl signal is shown for reference only. This is a current waveform and can be a different level at similar test points in a BSM, and can be a different level at the same test point and different

> Plus External Sync: Time Base: 200ns/cm Sync Pin: B4A1D11 Signal Name: Reset

Channel 1

Vertical Gain: 1 V/cm

Signal Pin: B4B2B04 (8K-16K BSM)

Signal Name: Wr Ctrl

Channel 2

Vertical Gain: 10 V/cm

Signal Pin: B4B2D06 (8K-16K BSM) Signal Name: X Wr Lo Gate Ctrl


*Ground

BSM Waveforms G

Switch Name


CE Mode Selector

Switch Name	Setting
CE Mode Selector	Alter Storage
Data	'00'
Storage Test	Run
Address Increment	On



This time is determined by the BSM strobe card adjustment

Switch Name	Setting
CE Mode Selector	Alter Storage
Storage Test	Run
Address Increment	On



*Ground

BSM Waveforms H

Sync: Plus External Time Base: 200ns/cm Sync Pin: B4A1D11 Signal Name: Reset

Channel 1

Vertical Gain: 1 V/cm

Signal Pin: B4A2B02 (8K-16K BSM)

Signal Name: Rd Call Wr Call

Channel 2

Sync:

Vertical Gain: 5 V/cm

Signal Pin: B4B5D10 (8K-16K BSM)

Signal Name: Strobe Bits 0-8

Time Base: 200ns/cm Sync Pin: B4A1D11 Signal Name: Reset Channel 1 Vertical Gain: 1 V/cm Signal Pin: B4A2B02 (8K-16K BSM) Rd Call Wr Call Signal Name:

Plus External

Channel 2 Vertical Gain: 1 V/cm

Signal Pin: B4J4B05 (8K-16K BSM) Signal Name: Sense Bit 0

BR1757

Switch Name	Setting
CE Mode Selector	Alter Storage
Data	'FF'
Storage Test	Run
Address Increment	On

This is a 'three exposure' picture. 'Rd Call Wr Call', and 'Strobe' are shown only for time reference points.

Plus External Sync: Time Base: 200ns/cm B4A1D11 Sync Pin: Signal Name: Reset

Rd Call Wr Call B4A2B02 1 V/cm (8K-16K BSM) Strobe Bits 0-8 B4J4B07 (8K-16K BSM) 10 V/cm Core output writing '1' in all bit positions. · Cores being changed from '0' to '1' at write time. Any one address can be positive or negative.

Note: Core output measured with Tektronix 453 scope as follows: Channel 1 and 2 set for 100 Mv/cm 'Mode' switch set to 'Add' Channel 2 'Invert' switch set to 'Add'

negative.

Channel 1 signal pin - B4J4B02 (8K-16K BSM) Channel 2 signal pin - B4J4D02 (8K-16K BSM)

*Ground


BSM Waveforms

BR1758

· Cores being changed from '1' to '0' at read time. Any one address can be positive or

These are 'Three' exposure pictures. 'Rd Call Wr Call' and 'Strobe' are included for horizontal references.

Switch Name	Setting
CE Mode Selector	Alter Storage
Data	'00'
Storage Test	Run
Address Increment	On




Sync:	Plus External
Time Base:	200ns/cm
Sync Pin:	B4A1D11
Signal Name:	Reset

Rd Call Wr Call B4A2B02 1 V/cm (8K-16K BSM)

Strobe Bits 0-8 B4J4B07 (8K-16K BSM)

Core output writing '0' in all bit positions. See Note on waveform located on right hand side of page 1-408B.

Switch Name	Setting
CE Mode Selector	Alter Storage
Data	'80'
Storage Test	Run
Address Increment	On
l .	l .



Sync: Plus External
Time Base: 200ns/cm
Sync Pin: B4A1D11
Signal Name: Reset

Rd Call Wr Call B4A2B02 (8K-16K BSM) 1 V/cm

Strobe Bits 0-8 B4J4B07 (8K-16K BSM) 10 V/cm

Core output writing '1' in this bit position and '0' in all other bit positions. See Note on waveform located on right hand side of page 1-408B.


*Ground
BSM Waveforms

BR1759

Switch Name Setting

CE Mode Selector Alter Storage
Storage Test Run
Address Increment Off

This is a composite picture which shows a good drive line, and an




Sync: Plus External
Time Base: 200ns/cm
Sync Pin: B4A1D11
Signal Name: Reset

Good drive line measured at
10 V/cm
B4J2D05 (8K-16K BSM)
'Y Read Current Source Resistor'

Open drive line measured at
10 V/cm
B4J2D05 (8K-16K BSM)
'Y Read Current Source Resistor'

This is a double exposure picture. The highest down level shows a good drive line. The lowest down level shows 2 drive lines shorted together.



with the current source transformer primary therefore indirectly shows the failure.

Note: These points are in series

5 V/cm B4J2D05 (8K-16K BSM) 'Y Read Current Source Resistor'

*Ground

BSM Waveforms

BR1760

1-408C

4.4 KEYBOARD

For maintenance information on the basic keyboard, refer to the Field Engineering Theory-Maintenance Manual, *Elastic Diaphragm Encoded Keyboards*, Order No. SY27-0073.

Refer to the figure at the right for the location of components to be removed.

4.4.1 Keyboard Removal

- 1. Remove power from the system.
- 2. Pull forward the top left hand side of the console panel (over the command lights). Remove the switch cover on the right hand side of the console by pulling it straight forward.
- 3. Loosen, but do not remove (1) the screw above and to the left of the lamp test switch, (2) the screw at the top right corner of the switch mounting plate.
- 4. Remove the two screws that mount the keyboard to the console pan.

 These screws are located under the front of the table top of the machine.
- 5. Remove the console cover by pulling it straight up and towards you.
- 6. Remove the two screws (one on each side) of the console panel.
- 7. Pivot the console panel back out of the way.
- 8. Remove the four nuts (one on each corner) of the keyboard mounting bracket.
- Disconnect the signal cable located on the left hand side and under the encode board.
- Remove the yellow wire from the lower contact of the inquiry request switch.
- 11. Disconnect the plug connector. It may be necessary to lift the keyboard up and to the right to gain access to this plug.
- 12. Lift the keyboard up and out of the machine.

4.4.2 Keyboard Replacement

Note: Check that all leaf springs are in their proper position relative to their respective key lever.

- 1. Perform the above steps in the reverse order.
- Check that there are no binds between the console cover and the keyboard. If there are, loosen the four nuts that mount the keyboard and reposition the keyboard until there are no binds between the keys and the console cover.

4.4.3 Console Lamps


Test the console indicator lamps with the CE lamp test switch.

4.4.3.1 Lamp Removal

- 1. Pull the console panel forward to expose the lamps.
- 2. Remove the faulty lamp by pulling it forward out of the panel.
- 3. Insert a new lamp in its place by pushing it backwards into the socket.

4.4.4 Keyboard Encode Board

Troubleshooting procedures for the keyboard encode board can be found in the system automated logics on pages PK030 and PK031. Information on these pages includes keyboard voltages, bail magnet voltages, and test points for weighted codes.



4.5 SINGLE SHOTS

All single shot adjustment procedures are covered in the MAP charts. They should be adjusted to the time durations called out in the MAP charts or the ALDs. The description of single shots on this page should be used to locate the single shot on the board and in the ALDs.


4.5.1 Use Meter Single Shot

The use meter single shot is located on gate A, board B1, card S4 (A-B1S4). Refer to ALD page CR101 for the duration of the pulse.

4.5.2 Printer Attachment Single Shots


The illustration below shows the location of the printer attachment single shots.

End of Card



Gate A, Board A2, Card Q2 (A-A2Q2) ALD Pages PR111 and PR112

End of Card




Gate A, Board A2, Card Q3 (A-A2Q3) ALD Pages PR121 and PR122
Single shot 1A (pin feed carriage) is located on Gate A, Board A2, Card U2 (A-A2U2), ALD Page PR123.

BR0663

4.5.3 Ledger Card Device Attachment Single Shots


The illustration below shows the location of the ledger card device attachment single shots.

End of Card



Gate A, Board A2, Card D4 (A-A2D4) ALD Pages PR 711 and PR 712

End of Card



Gate A, Board A2, Card D5 (A-A2D5) ALD Pages PR721 and PR722 BR0664

4.6 DISK DRIVE

Note: If system power is off, the file drawers may be opened by inserting a small screwdriver in an opening in the right hand file side cover and lifting the interposer. The drawer may then be opened in a normal manner.

4.6.1 Disk Drive Service Position


To move the file to its rear service position, follow the steps below:


- Open the file drawer and loosen four front cover mounting screws
 and remove front cover. Remove the two lower screws from the slide base.
- Remove the cover at the rear of the file enclosure.
 - *Note:* If the lower file drawer is to be moved to the rear service position, remove bracket **B** .
- 3. The file slide mounting base may now be pushed to its rear service position.

4.6.2 File Drawer Interlock Adjustment

- Move the upper and lower drawer (if installed) to the rear service position.
 - Note: If a second 5444 is not installed, remove the lower front cover . Two screws hold the lower cover in place and these screws are accessible when the top slide base is moved to the rear service position.
- 2. Remove the right hand side cover **D** . The 8 screws that hold the side cover in place are accessible when the drawers are moved to the rear service position.
 - *Note:* Adjustments in items 3 and 4 need not be made unless the front covers are out of alignment.
- 3. Reinstall the drawer front covers and adjust vertically with screws so that the top edge of the upper cover is 1/4 inch below and parallel with the lower surface of the table top.
 - a. If a second 5444 is installed, (lower drawer) adjust the lower front cover so that the bottom edge is flush with the lower edge of the system frame with screws .
 - b. If a second file is not installed, adjust the lower front cover c as in adjustment 3a.
- 4. Adjust the EMC blades (top and bottom for each drawer) so the blade enters the center of the finger stock (G) located in the cover.
- Adjust the drawer latch retaining nut so the latch is horizontal in its rest position. (This is a preliminary adjustment.)
- 6. The latch stud is adjusted to hold the drawer securely closed and still allow the drawer latch to release and latch easily.

Note. The adjustment made in step 5 should not keep the drawer latch from resting on the latch stud when the drawer is closed. Readjust the drawer latch retaining nut, if necessary, to meet this requirement.






BR0665A

- 7. Move the interlock mounting bracket vertically so interposer to latch (interlock surfaces) clearance is .040 to .080 inches. The drawer latch must be holding against the latch stud (in a closed position), and the interposer should be butted against the drawer latch as shown in note 1 in the figure.
- 8. Adjust the solenoid bracket so that the solenoid coil is from .312 to .372 inches above the interposer when the interposer is at rest. The bottom surface of the solenoid coil must remain parallel to the top edge of the interposer during this adjustment.

- 9. Adjust the switch bracket we to close the switch contacts when the drawer is closed. The switch contacts should not transfer when the .060 to .080 inch travel of the latch is moved up toward the interposer. After this adjustment is made, insure that the switch actuator does not raise above the top surface of latch stud when the drawer is open. This is to prevent damage to the switch actuator, by the drawer latch, when the drawer is closed.
- 10. The solenoid should attract the interposer to its released position when the system power is turned on and the disk drive power is off. The interposer should freely drop to prevent the drawer from being opened when the system power is turned off.

4.6.3 Data Separator Adjustment

- Remove card in location A-A1J2 to select 'read gate spin 0' and 'read gate' for data separator A card.
- 2. Disable '+spin 0 read data' and '+spin 1 read data' inputs to data separator A, with jumpers to -4 volts (D4G13 to D4B06) and (D4J13 to D4G06).
- 3. Disable 'ratio circuit 2' output on data separator A with jumper to logic ground (D4B07 to D4D08).
- Jumper '3.177 MHz oscillator output' signal on oscillator card (D3D07) into data separator A card (D4G03).
- 5. Observe 'ramp' waveform on data separator B output (E4G02).
- 6. Adjust potentiometer on data separator B card (A-A1E4) until 'ramp' waveform is swinging equally about logic ground with a ± 100 millivolt tolerance (i.e., V1 should equal V2 within ± 100 mV).



4.7 DATA RECORDER FE LATCH

A spare latch in the data recorder is used as a FE latch to aid in troubleshooting (with the MAP charts or for general troubleshooting). This latch is used when the data recorder is located away from the central processing unit and it is impossible to view the CE probe when operating the console.

The following procedures apply to questions asked by the MAP charts for the data recorder.

4.7.1 "Pulse on Line?"


- 1. Check point to be monitored with CE probe. If point is up, jumper it to A-A1A2B08. Jumper A-A1A2D09 to ground. If point is down, jumper it to A-A1A2D09.
- 2. Momentarily apply a minus SLD pulse or ground to A-A1A2B06 to reset the FE latch.
- 3. Jumper A-A1A2D07 to the CE probe input. Rerun the program.
- 4. If a pulse occurs, A-A1A2D07 is plus and the probe red light or up light is on.


4.7.2 "Level Change Down?"

- 1. Jumper A-A1A2D09 to ground to negate the 4-way AND block.
- 2. Momentarily apply a minus SLD pulse or ground to A-A1A2B06 to reset the FE latch.
- 3. Jumper A-A1A2B08 to the point to be monitored.
- 4. Jumper A-A1A2D07 to the CE probe input. Rerun the program.
- 5. If the level changes down, A-A1A2D07 is plus and the probe red light or up light is on.


4.7.3 "Level Change Plus?"

- 1. Check point to be monitored with CE probe directly to see if already minus or down (it should be in this state to check for plus change).
- 2. Jumper point to be monitored to A-A1A2D09.
- 3. Momentarily apply a minus SLD pulse or ground to A-A1A2B06 to reset the FE latch.
- 4. Jumper A-A1A2D07 to CE probe input. Rerun the program.
- 5. If the level changes plus, A-A1A2D07 is plus and the probe red light or up light is on.









Chapter 5. Power and Cooling

DANGER

Unless CB1 is turned off, power is available at K1 and K2 input terminals and at transformer (T3) terminals. The 24 volt control voltage is also not turned off.

Replacements of power supply components generally follows the replacement philosophy of the system; that is, replacement is limited to voltage regulator cards, fuses, and relays. However, in some cases it will be necessary to replace the series regulator and the filter capacitors.

5.1 INPUT POWER REQUIREMENTS

The input power requirements for the System/3 Model 6 are:

- 1. 60 Hertz-200, 208, and 230 Vac 3 phase at 30 amps
- 2. 50 Hertz–200, 220, 235, 380, and 408 Vac 3 phase at 30 amps

5.2 POWER SUPPLY OUTPUTS

The power supply outputs and the location of each supply are shown below. The primary use of each of the supplies is also given. The using system supplies -30V, +6V, and -4V to the BSM. An internal BSM +3V and V sense (-14V) is generated from the +6V and the -30V respectively. The -30V is a temperature compensated drive voltage.

In power sequencing, the -30V is the last up and the first down, with respect to the -4V and +6V.

Power Supply	Location	Primary Use
-4 Vdc at 70 amps	CPU	Logic Voltage
+6 Vdc at 12 amps	CPU	Logic Voltage
-30 Vdc at 9.5 amps	CPU	Storage Supply
+24 Vdc at 25 amps	CPU	I/O Units
+24 Vdc	СРИ	Control Voltage for Power Sequencing
-12 Vdc	СРИ	BSCA (medium speed only)
-4 Vdc at 32 amps	СРИ	B gate only (used in non-printed circuit board sequence panel machines only)
-4 Vdc at 32 amps	CPU	B gate only (used in printed circuit board sequence panel machines only)

BR0668A

5.2.1 Checks and Adjustments

All voltage measurements should be made in a normal environment (temperature between 68 degrees and 86 degrees Fahrenheit) with a Weston 901 meter or its equivalent.

The +3V supply may be adjusted by connecting meter leads to C4J03 (minus) and C4G11 (plus). Then adjust potentiometer on the upper half of card C4 (board B3 for up to 16K storage). The +3V is set by referencing it to the +6V (meter reading will be 3V).

The 14V supply may be adjusted by using the lower potentiometer on the same card (C4). Connect meter leads to C4J11 (minus) and C4D08 (plus) and adjust for 14 ± 0.05 volts.

See 5.5 and 5.6 for the adjustment of the -4V and +6V supplies. See 4.3.4 for the adjustment of the -30V supply.

5.3 POWER SEQUENCING

Power sequencing is controlled by the 24 Vdc control voltage. The power supplies come on in the following order:


1. -4V logic voltage

3. -30 Vdc storage supply

BR0669A

2. +6 Vdc logic voltage

4. +24 Vdc supply



Note: +24 Volt control voltage is on whenever the main line switch is on.

Note 1: For machines with printed circuit board sequence panel, the delay of

-30V is approximately 500 ms.

+24 Volts

-30 Volts

150-250 ms

-4 Volts

200-300 ms

+6 Volts

100-200 ms

200-300 ms

Note: +24 volt control voltage is on whenever main line switch is on.


BR0670A

5.4 MST REGULATORS

Power Off Sequence

The monolithic solid technology (MST) regulator trips when the system experiences an overcurrent condition (approximately 15% above the set current) or an overvoltage condition (4.7 volts). When this regulator trips, the system powers down and thus is protected from high currents and voltages. Refer to the figure below for a graphic representation of the MST regulator. Also note the following:

- 1. E12 must be tied to the up (most positive) level.
- E8 goes to ground when the regulator trips (overcurrent or overvoltage condition).
- 3. E8 of the -30 Vdc regulator goes to ground when the output of the +6 Vdc regulator is lower than 5,28V.



5406 FETMM (2/71) 1-50

5.5 ADJUSTMENT OF THE -4 VOLT POWER SUPPLY

5.5.1 Overcurrent Adjustment


- 1. Connect the meter across the 4 volt load between E2 (-4V) and E4 (ground) on regulator.
- Adjust the voltage adjustment potentiometer (shown below) to -4.6V.
 Do not go beyond this. Set the overcurrent regulator to trip. If you cannot reach -4.6V before the regulator trips, turn the overcurrent adjustment clockwise until you can reach -4.6V before it trips.
- 3. When the overcurrent adjustment trips, the machine will power down.
- 4. Turn the voltage adjustment back down and power up the machine.
- 5. Adjust the voltage adjustment potentiometer as given in 5.5.2.


5.5.2 Voltage Adjustment

- 1. Connect meter between E2 (-4V) and E4 (ground) on regulator.
- 2. Adjust voltage for -4.15V.
- 3. Connect meter across A-B1C2B06 (-4V) and A-B1C2D08 (ground). This voltage should fall between -3.85 volts and -4.15 volts.
- 4. If voltage measured in step 3 is out of tolerance, readjust the -4 volt supply.

5.5.3 Overvoltage Adjustment


There is no field adjustment for overvoltage. It is set and sealed at the time of manufacture. Replace regulator card if overvoltage condition fails to trip regulator (5.4).






End View of 4 Volt Regulator Card

BR0673



BR0674



End View of 6 Volt Regulator Card

BR0675

5.6 ADJUSTMENT OF THE +6 VOLT POWER SUPPLY

5.6.1 Voltage Adjustment

- 1. Connect meter between E4 (+6 volt terminal) and E2 (ground terminal) on regulator.
- Adjust voltage adjustment potentiometer (shown above) for +6.00 volts.

Note: This adjustment has no plus or minus tolerance. Set as close to +6.00 volts as possible.

5.6.2 Overvoltage-Overcurrent Adjustment

There are no field adjustments for overcurrent or overvoltage in this power supply. They are set and sealed at the time of manufacture. Replace regulator card if overcurrent or overvoltage conditions fails to trip the regulator.

5.7 ADJUSTMENT OF THE -30 VOLT POWER SUPPLY


Refer to 4.3.4 for adjustment of the -30V power supply.

5.8 POWER SUPPLY TEST POINTS

Refer to the figure to the right for test points (TPs) for the power system. The machine powers down in any of the conditions detected at TP1,2, or 3. Twenty-four volts is readable at TP1,2, or 3 until the system reset switch is pressed. Loss of either the -4V or +6V while the machine is running powers down the system and 24V is present at TP1 (loss of -4V) or TP2 (loss of +6V). Loss of -30V or +24V while the machine is running does not cause power down, but causes a power on reset that stops operation of the machine. Any regulator power fault condition (overvoltage/overcurrent) will drop system power.

FAULT	POWER ON/ OFF SWITCH	THERMAL INDICATOR	ACTION
Internal power supply malfunction	On	Off	 Turn power switch to off Correct problem Press System Reset Turn power on
Thermal condition	On	On	 Turn power switch to off Power on indicator is off Thermal light stays on until condition is removed
Customer power source loss	On	On	 Turn power switch to off All indicators turn off Turn power switch to on and continue operation

BR0676A




5.9 ISOLATION OF AC AND DC GROUND

- 1. Disconnect the flexible aluminum power distribution system (FAPDS) and the black wire fastened to the top right hand side of the regulator stack.
- 2. Disconnect the black wire on position 8 of the frame ground lugs located on the right inner panel of the primary power box.
- 3. If a CRT is on the system, disconnect the dc cable to TB4 position 6 and 9, and the CRT flat yellow ribbon cable from the I/O disconnect. See page 1-605 for disconnect and TB4 locations.
- 4. If a data recorder is attached to the system, disconnect the shield wire from the interconnecting bulk signal cable. The shield is fastened to the bottom plate of the machine frame in the rear of the machine.
- 5. A short is indicated by zero ohms from any dc common point to the frame.

Chapter 6. Locations

The figure on this page shows the locations of the covers and access panels on the 5406.

Access Panel	
Area	Panel
Logic Gate A, CPU, Memory and Attachments	А
Logic Gate B, BSCA and SIOC	В
Rear access to disk mechanics and electrical units.	С
Access to CRT mechanics and electrical units.	D
Access to printer mechanics.	E
Power Supplies	F
CE Panel	G
Cables	Н
Primary Power Box	. 1
Secondary Power Box	J
Keyboard mechanics and Encode Board.	К
Ferro's	L
	BR06



Hinged Panel

Panel with Fasteners


Panels which are not easily accessible, but must be removed for some service requirements.


Α	В	
File Attachment	CRT Attachment Data Recorder Attachment Keyboard Attachment I/O Channel	1
Printer and Ledger Card Device Attachment	Central Processing Unit	2
Spare	Memory (BSM)	3
Fan	Fan	
Gata	010	

SIOC Attachment BSCA Attachment Fan Gate B BR0681

Gate 01A


BR0680A





Ferro's

For machines without cost reduced ferro #1



Power Bulk Supplies (cost reduced ferro 1)

BR0682A


-30V Reg at 8.5 A
P/N 5797450

-4V Reg at 65 A
P/N 5797480

-4V Reg at 30 A
add on
P/N 2557530


-12V Supply
P/N 2590900

For machines with cost reduced ferro #1



+24V Control Asm (T3)

For machines with or without printed circuit board sequence panel



Power and Cable Channel

BR0613A

Appendix A. Special Circuits

There are no special circuits on the 5406 processing unit.

SYSTEM MAINTENANCE—Appendix A. Special Circuits 5406 FETMM (6/70) 1-A1

Appendix B. World Trade

The input power requirements for World Trade machines are as follows:

50 Hz — 380/408 V ac for Y input 220/235 V ac for △ input 200 V ac for Japan

60 Hz — 200 V ac for Japan

SYSTEM MAINTENANCE-Appendix B. World Trade 5406 FETMM (2/71) 1-B1

Sections 2 through 6. Processing Unit

These sections of the 5406 FETMM contain the maintenance diagrams for the processing unit. These diagrams are to be used with the Field Engineering Theory of Operations Manual (*IBM System/3 Model 6 5406 Processing Unit*, Order No. SY34-0023) to fully explain the operation of the processing unit. The sections are:

Section 2. Error Conditions

Section 3. Data Flow

Section 4. Functional Units

Section 5. Operations

Section 6. Power and Cooling

Contents

Section 2. Error Conditions 2-010

Processor Check 2-010
I/O LSR Select Check 2-020
LSR Parity 2-030
SAR Parity 2-040
Invalid Address 2-050
SDR Parity 2-060
Carry Check 2-070
DBI Parity 2-080
A/B Register Parity 2-090
ALU Parity 2-100
DBO Parity 2-110
Op and Q Register Parity 2-120
Invalid Op Code 2-130
Channel P Check 2-140
Invalid Device Address 2-150

Section 3. Data Flow 3-010

Data Flow 3-010 Storage Data Flow 3-020

Section 4. Functional Units 4-010

ALU 4-010 ALU P Bit Generation 4-012 ALU Controls (2 Parts) 4-014, 4-016 Clock 4-020 Cycle Controls (2 Parts) 4-030, 4-032 Run Controls (4 Parts) 4-035 through 4-038 A Register Controls 4-040 B Register Controls 4-044 Condition Register 4-050 Data Bus In and DBI Translator 4-060 Cycle Steal Request Priority Assignment 4-064 Data Bus Out and DBO Translator 4-065 Local Storage Registers (LSR) 4-070 LSR Select 4-072 LSR Control 4-073 LSR Select (Dual Program Feature) 4-074 LSR Select (I/O) 4-076 Storage Unit 4-080 Storage Delay Clock and Timing 4-082 I/O Interface Lines 4-100 Op Register and Q Register Decode 4-105


Section 5. Operations 5-005


Instructional/Functional Signal Reference 5-005 I-Op and I-Q Cycles (3 Parts) 5-010, 5-012, 5-014 I-R Cycle (2 Parts) 5-020, 5-022 I-H or I-L Cycles (3 Parts) 5-030, 5-032, 5-034 I-X Cycles (3 Parts) 5-040, 5-042, 5-044 Set Bits On/Off Masked and Test Bits On/Off Masked (2 Parts) 5-050, 5-052 Store, Load, or Add to Register (3 Parts) 5-060, 5-062, 5-064 Move Hex Character (2 Parts) 5-070, 5-072 Move Characters or Compare, Add, or Subtract Logical Characters (3 Parts) 5-080, 5-082, 5-084 Compare Logical Immediate 5-090 Move Logical Immediate or Compare Logical Immediate 5-092 Move Logical Immediate 5-094 Zero and Add Zoned and Add or Subtract Zoned Decimal (4 Parts) 5-100 through 5-106 Edit (3 Parts) 5-110, 5-112, 5-114 Insert and Test Characters (3 Parts) 5-120, 5-122, 5-124 Branch On Condition 5-130 Jump On Condition 5-140 Start I/O 5-150 Load I/O (2 Parts) 5-160, 5-162 Sense I/O (2 Parts) 5-170, 5-172 Test I/O and Branch 5-180 Load Address 5-190 Advance Program Level 5-200 Halt Program Level 5-210 System Reset (3 Parts) 5-220, 5-222, 5-224 Initial Program Load (IPL) 5-225 Alter SAR (3 Parts) 5-230, 5-232, 5-234 Display Storage (3 Parts) 5-250, 5-252, 5-254

Section 6. Power and Cooling 6-010


Interrupt (2 Parts) 5-260, 5-262

Power Sequencing (2 Parts) 6-010, 6-011






В




Error Location		Lighted Bits			
Location	0	1	2	3	
Base LSR High			Х		
Base LSR Low				X	
Feat 1 LSR High	×		x		
Feat 1 LSR Low	×			×	
Feat 2 LSR High		×	x		
Feat 2 LSR Low		х		×	

Note: Machine is stopped by either A register,
B register or SAR parity error. Drum
switch position 1 displays SAR contents,
2 displays LSR contents, 4 displays B
register contents, and 5 displays A
register contents


*Not used on 5406.




Note: Rotate drum switch to position 1 to display SAR contents





Note: Rotate drum switch to position 1 to display SAR contents






Note: Rotate drum switch to position 5 to display ALU output, position 4 to display ALU controls and carrys







Note: Rotate drum switch to position 5 to display A register contents, position 4 to display B register contents




Note: Rotate drum switch to position 5 to display ALU and A register contents



Note: Rotate drum switch to position 7 to display CS priority bits, position 5 to display ALU output



Note: Rotate drum switch to position 3 to display Op and Q registers contents



Note: Rotate drum switch to position 3 to display Op register contents

3 Diag 4-100

F
Diag 4-100 I/O Condition A
I/O Condition B Channel P Check Clock 8 Channel P Check Display KB141 I/O Check Stop Gate KBIII Display Bit 6 Lo OR I/O Not CE Test KE281 Process Chk Display Α Processor Check OR Invalid Device Addr Processor Chk Phase CD PC111 KB151


3


1


A


| Connel P Cik | Processor Cik | Processor


2










































































2 🔻 3






W 2 3 \blacksquare 1/0 IF Diag 4-060 Chan 1 Data Bus Out В 1/0 IF Diag 4-100 Chan I/O Check Chan I/O Check I/O IF Diag 2-010 Diag 2-140 2-150 Chan 1 I/O Condition A I/O Condition A I/O IF Α Diag 2-140 2-150 4-030 I/O Condition B Chan 1 I/O Condition B 1/0 IF 4-035 I/O LSR Select 3-7 Diag 2-020 4-076 I/O IF Translate In Chan Translate In T Diag 4-100 I/O IF Translate Out S Diag 4-065 Chan Translate Out 1/0 IF Chan Binary Subtract $\overline{\mathbb{R}}$ 1/0 IF Diag 4-014 Chan Store Data Chan Store Data -SD I/O IF Diag 4-032 Chan Block SDR to B Chan Block SDR V Diag 4-044 1/0 IF Chan CSR 3-7 Channel CS Priority Bit <u>-</u> 1/0 IF Diag 4-064 В LIO Instr LIO Instr W 1/0 IF Diag 4-105 TIO Instr X Diag 4-105 1/0 IF SNS Instr Y Diag 4-105 1/0 IF SIO Instr Z Diag 4-105 1/0 IF Note: Some of these lines may be referred to as 'Chan 2'.




				1	I									•										2										▼							
					ALD REFERENCE	KY101	KY101	RN131	RN131	RN131	RN131	RN121	RN121	Z Z	RN121	RN11	RZ II	RZIII	RN11	Z 11	RN11	RN121	RV111	Z Z	5 I	RN121	RN121	RN111	Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z	RNIII	RNIII	RNIII	KG101	RN121	RN121	RN121	RN121	RN121	RN131		
					SIGNAL NAME	AND	OR	STORE DATA GRP	BIN ADD OR SUB GRP	BIN ADD GROUP	BIN ADD/SUB NOT MOVE	INH SDR X-FER	SINGLE EB CY INST	I/O NOT CONSL INST	I/O CHK ŜTOP GATE	TIO INST (ADV OR TIO)	BR OR SKIP	НАLТ	ADVANCE	SKIP	SIO INST	BR OR TIO INST	1 ADDRESS BRANCH	TEST I/O	HALFWORD FORM	SET OR TEST OFF	TEST ON OR OFF	REGISTER INSTR	ADD TO REG OR STORE INST	SENSE I/O INST	CHAN LOAD I/O INST	LOAD REG INST	LOAD CR	EDIT INSTR	FILL CHARAC INST	MOVE ZONE	MOVE NUM	ZONE NUM INTCHG	DECIMAL INSTR		
Α	DIAGRAM	INSTRUCTIONS	(OF 0123	BITS 3 4 5 6 7																																				
	5-100	Zero and Add Zoned	ZAZ		0100	1		×				×	T					Γ			1				Т														×		
	5-100	Add Zoned Decimal	AZ	×	0110			X			·							ļ ·																					\times		
	5-100	Subtract Zoned Decimal	SZ	X	0111			X													1															(<u>%</u>	(98		×		
	5-070	Move Hex Character	MVX	X	1000	×	×					>	\times																							(g) *	≚ ⊁ ∶	<u>¥</u>			
	5-110	Edit	ED	X		×												ļ																X			·				
	5-120	Insert & Test Characters	ITC	х		×																													×						
	5-080	Move Characters	MVC	х	1100				×	×	>	×		$\widehat{\Sigma}$	Ŷ																										
	5-080	Compare Logical Character	CLC	х	1101				×		×			(Q REG NOT BLK)	(Q REG NOT BLK)		4																								
	5-080	Add Logical Character	ALC	X	1110			X	×	×	×			Ž U	Ž O			-																							
	5-080	Subtract Logical Character	SLC	х	1111			X	×		×			۵. آ	Q_ 8				-	·														1							
	5-170	Sense I/O	SNS	Y	0000		-	X	×	×)	×	7	K :	*										×				×	X											
	5-160	Load I/O	LIO	Υ	0001								}	k -	*						j				$ \times$						X		Q5)								
	5-060	Store Register	ST	Υ	0100			×	×	×	,	×													$ \times$			X	×			(S)	18								
	5-060	Load Register	L	Υ	0101																				×			X				*	*								
	5-060	Add to Register	Α	Y	0110				×	× :	×														$ \times$			X	×	•											
	5-050	Test Bits On Masked	TBN	Y	1000		×					,	$\times $														\times														
	5-050	Test Bits Off Masked	TBF	Υ,	1 001	×						>	$\times $													×	×						-								
	5-050	Set Bits On Masked	SBN	Υ	1010		×					>	×		(¥																										
	5-050	Set Bits Off Masked	SBF	Υ	1011	×		×				>	×		E BLN											×															
В	5-090	Move Logical Immediate	MVI	Υ	1100				×			×			ZONE BLNK)																										
	5-090	Compare Logic Immediate	CLI	Υ	1101				<u>×</u>		×		×		Ø			ļ							4																
	5-130	Branch On Condition	BC	Z	0000			\otimes			Ć	\otimes			TON)		×					×				No	tes:	*	Condit	ionec	l by G	Reg	Bits								
	5-180	Test I/O and Branch	TIO	Z	0001									, }	*	×						×		×				_						in th	is ope	eration					
	5-190	Load Address	LA	Z	0010			$\underline{\underline{\otimes}}$				_	_	SLNK	3LNK			<u> </u>						>					OP BIT												
	5-210	Halt Program Level	HPL	F	0000			\otimes			Ç	8		(Q REG NOT BLNK)	(Q REG NOT BLNK) 米 (×										· · · >	2 a	ddres	instr	uction	n (car	n be i	ndexe	d by b	its 0-	-3)			
	5-200	Advance Prog Level	APL	F	0001			<u> </u>						REG 1	REG !	X			X									1	/ 1 a	ddress	instr	uction	n (car	be i	ndexe	d by b	its 0	and 1	i)		
	5-140	Jump On Condition	JC	F	0010			\otimes						g O	<u>o</u>		×			X								Z	Zla	ddress	instr	uction	n (car	ı be i	ndexe	d by b	its 2	and 3	3)		
	5-150	Start I/O	SIO	F	0011	<u> </u>		\otimes)	K 3	*			×				F Cor							mano	d instr	uctio	n			d by bits 2 and 3)						


2 🔻 3


Objectives: Objectives: • Load Op code into Op Register • Load Q code into Q Register and: (1) Length Count Register and Length Count Recall Register, or (2) Data Recall Register AV211 • Increment Instruction Address Register Activate ALU output • Increment Instruction Address Register • Load CR to CRR if program interlock 'LSR write latched is off (I/O not busy) low Load CRR for alternate program level into CR and back into same CRR if program interlock is on (I/O busy) I-Q CYCLE Clock 7 & 8 Modify high I-OP CYCLE order of ALU controls: instruction same as I-Op address I/O instr with (not) Address unless noted ALU controls: Clock 0 storage otherwise Address Clock 3 & 4 -I-Q CYCLE 'channel in I/O Storage Activate none, all other cond B1 'IAR seld' times - 'bin sub 1. busy Activate KY121 gate' & 'bin 'IAR seld' 2. parity che comp A req¹ attention inv D.A. KCI42 Activate instr with (not) KCI42 'load SAR' channel in I/O Activate 'load SAR' Place Q code KG141 in ALU and Clock 1 & 2 Transfer Activate Halt store in LSR's CR to CRR 'Prog intlk' 'misc bit Activate instruction **→** KD131 Used as or CRR to CR is deactivated 7 to A¹ LCRR 'sel DRR Activate 'prog intlk' Condition if it was and LCR' recall registe active 'sel PSR' KD141 (CRR) for RNIII Activate ALU output current Single 'load Op was latched Activate bits (0 and KL141 program level at Clock 4-cd No 1) or (2 and address 'sel PSR' Activate instruction instruction KG141 KL101 AV211 Activate 'CR Activate ALU output Activate 'CR bit to A' and KG141 'LSR write latched 'AND gate' Data read bit - to A' Activate out to SDR gate LSR hi to B' AV211 Activate ALU output Clock 7 & 8 Modify high Activate Condition gate SDR to 'load ALU' 'LSR write latched order of Reg decode high' instruction l to A Activate 'LSR write KL141 address high' and Activate Activate Analyze Op 'LSR write lo' LSR write 'IAR seld' code bits 0 to 3 Diag 5-020 Clock 5 & 6 Load Q req low' TAKE I-R CYCLE 0, 1, 2, 3 and modify Clock 3 & 4 Place 5-030 low order o KL141 Op code in instruction TKG141 ALU Activate add Activate Data read \square Activate out to SDR 'gate LSR hi 'IAR seld' 'gate SDR to B' to B' of 4 bits Diag 5-020 AV211 KG141 KL101 AV211 ALU output Activate Activate ALU output 'LSR write 'gate LSR lo Clock 5 & 6 Load Op latched latched Single high' bits (0 and register and modify low orde or (2 and instruction KG141 of instruction Activate 'IAR seld' address Activate 'misc bit 7 Op bit 0 or to A' GO TO I-Q CYCLE KG14 KD141 Activate 'gate LSR lo to B' ALU output Activate 'load Q reg¹ at clock 4-cd TAKE IX CYCLE TAKE IHI CYCLE c D








В











* Load ARR during IH1 and IL1 if BC, TIO or Decimal Instruction

2

3


Cycle				IXI										IX2				
Clock	0	1	2	3	4	5	6	7	8	0	1	2	3	4	5	6	7	8
Load SAR																		
Read Call/Write Call															E-RECEINE			
IAR Select	To the state of					1. (20.0) A												
XR1 Select (see note)				· · · · · · · · · · · · · · · · · · ·				2 September 1988 -										
KR2 Select (see note)								776 - H . (1886) - S						ļ			FILE ASSESSED.	
AAR Select														### (1/10/04/0				
SAR Select						ļ											<u> </u>	
SR Load		*	Hi	IAR	Lo	Force	Lo Bit 7		Hi		*	Hi 📑	IAR	Lo		Lo Bit 7		Hi
Reg Input				SDR			2-38-A C 73/40				Sugar Special Contract							
Reg Input			State Order		-200480a-1			554.66.5756	active way to st				Sandring and the			**************************************	574-07/00	
oad ALU												12.000		(Section)		No. 10		8, 37
LU Output	24.57.64.000.24.000				300 000		7,6123 B333	200										
inary Sub Gate					7,032,032,0	V V/V			244	35485475		**						100000000000000000000000000000000000000
inary Compl A Reg				2847 TO 3 BB	STATE STATES	15/5 (2000)	134960000							1 2 5 5 5 5 5 5				
Op End NRR Select				-														


* Force bit 7 if IAR Lo contains all 1's (Predicts a carry from IAR-Lo)

NOTE: The contents of Op Register bits 0 thru 3 determine which Index Register is used.

Instruction	-	Ор	Bi	ts	B Address Register	A Address Register
Format	0	1	2	3		
	0	0	0	0	2 bytes from	2 bytes from Storage Unchanged
-	0	0	0	1	Storage Unchanged	1 byte from Storage Added to Address from XRI
2	0	0	1	0		1 byte from Storage Added to Address from XR2
Address	. 0	1	0	0	I byte from	2 bytes from Storage Unchanged
	0			1	Storage Added to	1 byte from Storage Added to Address from XR1
	0	1	1	0	Address from XR1	1 byte from Storage Added to Address from XR2
	,1	0	0	0	1 byte from	2 bytes from Storage Unchanged
	1	0	0	1	Storage Added to	1 byte from Storage Added to Address from XR1
	1	0	1	0	Address from XR2	1 byte from Storage Added to Address from XR2

Instruction	0	p E	its		B Address Register
Format	0	1	2	3	
1	0	0	1	1	2 bytes from Storage Unchanged
Address	0	1	1	1	1 byte from Storage Added to Address from XR1
(non-branch)	1	0	1	1	1 byte from Storage Added to Address from XR2
1	1	ı	0	0	2 bytes from Storage Unchanged
Address	1	1	0	1	l byte from Storage Added to Address from XR1
(Branch)	1	1	1	0	l byte from Storage Added to Address from XR2
Command	1	1	1	1	





Objectives:

bits 0 1 2 3 4 5 6 7
Set Bits On Masked Op Code X X 1 1 1 0 1 0

- If a bit is present in the Q code, turn on the corresponding bit in the storage location specified by the B Address Register
- Do not change bits which correspond with bits not present in the Q code

bits 0 1 2 3 4 5 6

Set Bits Off Masked Op Code X X 1 1 1 0 1 1

- If a bit is present in the Q code, turn off the corresponding bit in the storage location specified by the B Address Register
- Do not change bits which correspond with bits not present in the Q code
 bits 0 1 2 3 4 5 6 7

Test Bits On Masked Op Code X X 1 1 1 0 0 0


- If a bit is present in the Q code, test to see if the corresponding bit in the storage location specified by the B Address Register is on
- Ignore bits which correspond with bits not present in the Q code.
- Turn on 'test false' latch if selected bits are not all on


bits 0 1 2 3 4 5 6 7
Test Bits Off Masked Op Code X X 1 1 1 0 0 1


• If a bit is present in the Q code, test to see if the corresponding bit in the storage location specified by the B Address Register is off


• Ignore bits which correspond with bits not present in the Q code


•Turn on 'test false' latch if selected bits are not all off











▼ 2


A


3


1st EB 2nd EB Machine Cycle ALD Reference Clock KC122 Read Call/Write Call KC132 Load SAR KC142 BAR Select KL121 LSR Select(Determined by Q Code) KL121 Add and Load Reg (SDR) Add and Load Reg
(SDR)
Add and Store BAR Lo BAR Hi BAR Lo BAR Hi B Reg Input RA101 Add and Store Force 1 Force 1 A Reg Input RA111 Load A and B Reg RA101 Add and Store Reg Add and Store Reg Bin Compl A Reg KY121 Add and Store Add and Store Bin Sub Gate and mmm/n m KY101 Load ALU AV132 BAR Lo BAR Lo BAR Hi ALU Output AV142 BAR Hi Load LSR KL101 Reset Set (Add to Reg only) CR Control(Load and Add Reg) KG111 EA Eliminate KY111 Store New (Store Reg Operation) KC132 First E Cycle KDIII KD131


	LSR Selection	
Q Code bits	With Q bit 0	With No Q bit 0
1	Interrupt 1 IAR	P2-IAR
2	Interrupt 2 IAR	P1-IAR
3	Interrupt 3 IAR	IAR
4	Interrupt 4 IAR	ARR
5		PSR
6	-	XR2
7		XRI
No other bits	Interrupt 0 IAR	

			Condition Register			
Operation	Equal	Low	High	Binary Overflow	Test False	Decimal Overflow
Load PSR	If ALU bit 7	If ALU bit 6, not 7	If ALU not bit 6 or 7	If ALU bit 2	If ALU bit 3	If ALU bit 4
Add to Register	If Result is zero	If Result is not zero and a high order carry	If Result is not zero and no high order carry	If Result is too large for Register (no high order carry)		










₩ 2

EA ΕB Machine Cycle ALD Reference KC122 Clock Read Call/Write Call KC132 Load SAR KC142 AAR Select KL121 BAR Select KL121 DRR LCR/DRR Select KL121 Force Bit 1 Force Bit 1 Force Bit 1 A Reg Input RA111 BAR Lo SDR BAR Hi B Reg Input RA101 Load A and B Reg RA101 (Move and Add Only) KY121 Bin Compl A Reg KY121 Binary Subtract Gate Load ALU AV132 ALU Output AV142 BAR Lo Load LSR KL101 (Except Compare) KC132 Store New KD141 Load Q Reg CR Control Reset KG111 Op End KD131


		Condition Register		
Operation	Equal	Low	High	Binary Overflow
Move				
Add	If Result is zero	If Result not zero and a high order carry	If Result not zero and no high order carry	Result too large for field (no high order carry)
Subtract	If A field equals B field	If B field is lower than A field	If B field is higher than A field	
Compare	If A field equals B field	If B field is lower than A field	If B field is higher than A field	



2

Objectives | bits 0 1 2 3 4 5 6 7 |
Move Logical Immediate | Op Code | X X 1 1 1 1 0 0


 Store the Q code, which is located in the Data Recall Register, in the location specified by the B Address Register





Clock 3 & 4 Move: Move


DRR to storage

Compare:











Note 2: Operation repeats A and B cycles until end of A field (Q register numeric portion blank). 'EA eliminate' then allows B cycles until end of B field (Q register blank). Operation ends unless result is in complement form. To recomplement, the low order of the B field is established by the ARR and the length of the field is established by the LCRR. 'EA eliminate' then allows B cycles until end of field (Q register blank). Operation ends.





Condition Register													
Operation	Equal	Low	High	Decimal Ovfl									
Zero and Add Zoned Add or Sub Zoned	Result is Zero Result is	Result is Minus Result is	Result is Plus Result is	Result is too large for field									
	Zero	Minus	Plus										

KG111

KD141

KY111

KDIII

KD131

3


CR Control


Load Q Reg

EA Eliminate


1st E Cycle

Op End





Op End



Cycle KC122 Clock KC132 Read Call/Write Call KC142 Load SAR KL121 AAR Select KL121 BAR Select DRR LCR LCR DRR KL121 LCR/DRR Select LCR LCR BAR Lo BAR Hi BAR Hi KL101 Load LSR RA101 Load A and B Reg AV132 Load ALU AV142 ALU Output Force Bit 7 Force Bit 7 DRR Force Bit 7 RA111 A Reg Input LCR BAR Lo LCR BAR Lo BAR Hi RA101 B Reg Input B Binary Sub Gate KY121 KY101 ALU Control (And/Or) KY101 Sign Change KG111 CR Control KD141 Load Q Reg KY111 EA Eliminate KC132 Store New KD132 Op End

Cycle	Α	В	В	В	Α	В	Α	В	В	Α	В	Α	В	Α	В	В
B Register	5	*	ы	х	1	х	7		х	0	х	9	х	0	,	х
A Register		5	5	5		1		7	7		0		9		0	0
Data Recall Register	5	5	5	5	1	1	7	7	7	0	0	9	9	0	0	0
Regenerate	5	*	Ы		1		7			0		9		0	,	
New Data				5		1			7		0		9			0
Length Count	9	9	8	7	7	6	6	5	4	4	3	3	2	2	1	0
V = Daulauaabla Chana																

3

X = Replaceable Character

A Field


090715


B Field before edit


x,xxx.xx* 0,907.15

B Field after edit

Note: Since the A and B registers are loaded each odd CD clock time, the figures shown apply only to clock 3 and 4 time when the main storage data is being analyzed.







5-130

5-140

5-150


Branch on Condition

0 1 2 3 4 5 6 7 Op Code 11 X X 0 0 0 0

- Condition register is tested for condition specified in Q code
- Branch to address is placed in ARR
- Bit 0 of Q code is used to specify if the branch is performed on condition true or
- IAR/ARR interchange if tested condition is satisfied
- Take I-H and I-L or I-X cycle

END

SEE DIAGRAM 5-030 (I-H, I-L)




2

Jump On Condition 0 1 2 3 4 5 6 7 Op Code 11110010

- Condition register is tested for condition specified in Q code
- If tested condition is satisfied, control code is added to IAR for next sequential instruction
- Q code bit 0 is used to specify if jump is performed on condition true or condition false
- Take I-R cycle


SEE DIAGRAM 5-020





3


Start I/O 0 1 2 3 4 5 6 7 Op Code 11110011 • Start I/O device or enable/disable Not used dual programming feature on 5406. • Q code contains device address and function to be performed (read, punch, etc) • Control code contains additional instruction for device • I/O device busy causes; (1) program to loop on SIO instruction if dual programming is not installed, or (2) program level advance if dual programming is installed and enabled Not used on 5406. • Take I-R Cycle


SEE DIAGRAM 5-020












2


Test I/O and Branch

- Test for I/O condition specified in Q code N field
- Branch to address is loaded into ARR
- IAR/ARR interchange occurs if tested condition is satisfied
- Take I-H and I-L or I-X cycle

 SEE DIAGRAM 5-030 (I-H, I-L)
 5-042 (I-X)

Α





Line Activated by Any Device	Significance
' I/O Condition B' only	Correct address, valid N code, condition for branching not met-–proceed with next sequential instruction
'I/O Condition A' only	Correct address, valid N code, condition for branching met-–branch to new address
Both lines	Incorrect paritycauses processor check and DBO parity check
Neither line	Invalid address or N code causes processor check and invalid device address

3

5406 FETMM (6/70)

5-180, 5-190

Load Address


Bits 0 1 2 3 4 5 6 7 Op Code 1 1 X X 0 0 1 0

- Load one or two bytes from storage into one of the two index registers
- If instruction format is four bytes, load two byte address into index register selected by Q code bits 6 and 7
- If instruction format is three bytes, add last instruction byte to index register selected by Op Code bits 2 and 3. Then load result into index register selected by Q code bits 6 and 7
- Take I-H and I-L cycles (four byte format)

SEE DIAGRAM 5-030

• Take I-X cycle (three byte format)

SEE DIAGRAM 5-042




Advance Program Level


0 1 2 3 4 5 6 7 1 1 1 1 0 0 0 1 Op Code

Basic Machine

- Test for I/O condition specified in Q code N field
- Loop on APL instruction until condition tested for no longer exists
- Q code N field of all zeros causes automatic advance to next sequential instruction

• Take I-R cycle SEE DIAGRAM 5-020





I-Op Cycle → Op Code	◄ -(Q C;	ycle 🗪	d I-R → Cycle
0 1 2 3 4 5 6 7	0 1 2 3	4	5 6 7	
11110001	Device address	М	Tested condition	Not Used
sec	Condition tested are scribed individuous ment secutivis man	re de- in the al attach- ctions of		

Line Activated by Any Device	Significance
'I/O Condition B' only	Correct address, valid N code, device not busy and doesn't need attention —-instruction accepted
'I/O Condition A' only	Correct address, valid N code, device busy or needs attentioninstruction rejected
Both lines	Incorrect paritycauses processor check and DBO parity check
Neither line	Invalid address or N codecauses processor check and invalid device address

Halt Program Level


0 1 2 3 4 5 6 7 1 1 1 1 0 0 0 0 Op Code


3


Basic Machine

- Prevents execution of next sequential instruction
- Loops on instruction until system start key is pressed
- Instruction bytes three and four are displayed on console

Dual Program Feature Enabled • Prevents execution of next sequential instruction • Branches to alternate program level if DPF is enabled • Program returns to original level if appropriate halt reset key is pressed • Take I-R cycle SEE DIAGRAM 5-020 Not used on 5406.







Note: 1. Refer to Diagram 4-020 for clock circuits 2. Refer to Diagram 4-030 for cycle controls

2

System Reset Cycle ALD Reference Clock KA232 Force Clock 9 Read Call/Write Call KC132 KC141 Load SAR KL141 IAR Select RA101 A Reg Input RA131 B Reg Input RA101 Load A or B Reg Bin Sub Gate KY121 AV132 Load ALU ALU Output (all zeros) AV142 LSR Write KL101 Store New KC132 Op End KD131 Load Op Reg KD141 Load Q Reg

1

Note: Parity checking is disabled during System Reset

В

3


Initial Program Load (IPL)

Objectives

Α

- Program Load Key initiates system reset cycle
- Clock starts and continues to run
- System reset cycle causes:
 - (1) DBO 5 (File)
 - (2) All zeros written into IAR and DFDR (File)
- 'I/O Condition B' resets IPL latch at end of data transfer and activates process run. First I-Op cycle addresses storage position 0000 (IAR set to all zero)


В





Alter SAR

Objectives:


- Load contents of four console Address/ Data switches into the Instruction Address Register (IAR) by way of Data Bus In, A register and ALU
- Load SAR from the IAR at clock 9 time
- When start key is pressed, the clock runs 0 thru 4.
 When start key is released, clock runs from 5 thru 9.







В



Note: Refer to diagram 4-020 for clock circuits

Refer to diagram 4-035 for Run controls

3

1

Console Bits Hi

2

IAR Hi

AV142

KL101


Start Key Released Start Key Pressed ALD Reference MDM Reference | A | B | C | D | E | F-Clock 4-020 Force Clock 9 KA232 4-020 Read Call/Write Call KC132 Enable Clock Run KA232 4-037 A Load SAR KC142 IAR Select KL141 Console Bits Lo Console Bits Hi A Reg Input RA111 IAR Lo IAR Hi B Reg Input RA101 Load A or B Reg RA101 Bin Compl A Reg KY121 Bin Sub Gate KY121 Load ALU IAR Lo AV132 Console Bits Lo Console Bits Lo


ALTER SAR


В

ALU Output

Load LSR









Display Storage


Objectives


A


- Transfer data from storage position addressed by SAR into Q register and display in console lights when drum switch is in position 5
- With storage test switch in STEP; pressing start key advances clock through 4 time. Releasing start key advances clock through 9 time
- With storage test switch in RUN; clock re-cycles, skipping 9 time, until switch is returned to STEP
- Address Increment switch ON causes IAR to be incremented each CPU cycle
- Address Increment switch OFF causes console data to be transfered into same storage location each cycle











2


Interrupt

Objectives:

- Interrupt enable is turned on in I/O attachment by control code of SIO instruction
- I/O attachment sends interrupt request to CPU
- Interrupt occurs only after current instruction is finished
- Interrupts main program with separate program
- Highest interrupt device takes precedence over lower level devices


• Interrupt program ends with another SIO to


 \mathbb{V} START CPU executing main program instructions Start I/O enables interrupt (device specified by Q code) Interrupt poll (op end clock 5 to 8) Interrupt request Select IAR for interrupt level Execute interrupt program Store status of registers used in interrupted program Disable interrupt with SIO (last instruction in interrupt program) RETURN TO INTERRUPTED




SIO Instruction Format for Keyboard (interrupt level 1)

В






Note 2. Required only for machines with BSCA medium speed (YB133).



Note 1. Required only for machine with BSCA medium speed (YB133).



Section 7. Keyboard and Console

This section of the 5406 FETMM contains the theory and maintenance diagrams for the operator console and the keyboard attachment. It consists of three chapters as follows:

Chapter 1. Introduction Chapter 2. Functional Units Chapter 3. Operations

Contents

Chapter 1. Introduction 7-101

5406 Keyboard-Console 7-101

Keyboard 7-102

Key Identification System and Key Operation 7-103

Weighted Codes (2 Parts) 7-104, 7-105

Keys and Lights (2 Parts) 7-106, 7-107

Console 7-108

Console Lights 7-109

Keyboard Attachment 7-115

Load I/O Instruction Format 7-116

Test I/O and Advance Program Level Instruction Format 7-117

Sense I/O Instruction Format 7-118

Start I/O Instruction Format 7-119

Data Flow Operations 7-120

Data Flow 7-121

Keyboard Timing 7-122

Chapter 2. Functional Units 7-201

Introduction to Functional Units 7-201

Board Layout 7-202

Encode Board 7-203

DBI Assembler 7-204

Console Lights 7-205

Initial Selection 7-206

Control Latches 7-207

Chapter 3. Operations 7-301

Introduction to Operations 7-301

Load I/O Instruction Flowchart (2 Parts) 7-302, 7-303

Load I/O Instruction Timing Chart 7-305

Sense I/O Instruction Flowchart 7-306

Sense I/O Instruction Timing Chart 7-307

Start I/O Instruction Flowchart 7-308

Start I/O Instruction Timing Chart 7-309

Key Operation—Programmed 7-310

Keyboard Interrupt Request 7-311

Alter Storage Operation 7-313

Alter Storage From Keyboard Flowchart (2 Parts) 7-314, 7-315

Typamatic Operation 7-316

KEYBOARD CONSOLE-Contents

Chapter 1. Introduction


5406 KEYBOARD-CONSOLE

The model 6 can be controlled by an operator with the combination key-board-console. The keyboard provides a means for data entry and the console provides system control and display.

This section of the 5406 FETMM contains the following information:

- 1. Keyboard description and key codes.
- 2. Console description of lights and switches.
- Keyboard attachment including the encode board.

Electrical and mechanical timing for the keyboard appears on page 7-122. For further information concerning the basic keyboard, refer to the Field Engineering Theory-Maintenance Manual, *Elastic Diaphragm Encoded Key-Boards*, Order No. SY27-0073.



KEYBOARD

The operator keyboard-console for the model 6 provides the operator with the ability to control the system and to visually display many of the machine operations. Although comprised of two different components (the operator keyboard and the operator console), the keyboard-console is described in this section as one unit.

The keyboard and key codes are described in the first part of this section. The keyboard is made up of four groups of keys:

Alpha-numeric and special character keys Ten-key numeric keyboard Function keys Command keys

The alpha-numeric and special character keys are laid out similar to a type-writer keyboard. All of the characters found on the model B typewriter may be entered from this keyboard.


The ten-key numeric keyboard section is comprised of an adding machine type ten-key numeric cluster. Digits 0 through 9 may be entered with this section. Three of the function keys (ENTER +, ERASE, and ENTER -) are used in conjunction with these keys.

The ten function keys available are:

TAB
SHIFT (2)
BACKSPACE
INQUIRY REQUEST (located on the operator console)
PROGRAM START
RETURN
ENTER +
ENTER ERASE and the
Space bar.

There are eight basic command keys and indicators provided for operator influence over executing the program. The indicators are located on the operator console. Both the keys and indicators are numbered 01 through 08. An optional feature is available to increase the number of keys and indicators to 16.

The keys are mechanically interlocked in such a manner that simultaneous character generation is prevented and yet rolling of the keys is allowed. A start I/O instruction must be issued by the CPU enable keyboard interrupts, and unlock the keyboard (when operating in the process mode).



*Function keys are shade

BR0641A

KEY IDENTIFICATION SYSTEM

The position of each key on the keyboard is defined by the following notational system:

← L L designates keys located on the left hand side of the keyboard.

R → R designates keys located on the right hand side of the keyboard.

Lower case alphabetic characters (a, b, c, d, and e) designate the key rows.

Numerals represent the key position on the keyboard.

When needed, the words upper or lower are used to designate upper or lower case.

Example: Le10 is the left most key in the top row of keys. Lc5 lower is a lower case a.

KEY OPERATION-PROCESS MODE

When the keyboard is ready (keyboard unlocked and interrupts enabled) and a key is pressed, an interrupt request is sent to the CPU. Two bytes are generated by pressing a key, a data byte and a status byte. These bytes are stored in the DBI assembler in the keyboard attachment. They are sent to the CPU during a sense instruction.


The first byte sent to the CPU is the status byte. This byte indicates the type of key pressed and the parity of the forthcoming data byte.

The second byte sent to the CPU is the data byte. The data byte is made up of a weighted code (eight bits and parity). It is called a weighted code because it represents the key position pressed rather than an EBCDIC, card code, or any other coded character that represents the graphic on the key button.

Keys that generate upper and lower case characters are controlled by the shift bar. They generate two bytes (status and data) in upper or lower shift.

The keyboard is assigned interrupt level 1. An interrupt is granted to the keyboard when no other device with a higher priority is polling for an interrupt. When the interrupt is granted, the CPU issues a sense instruction to the keyboard. During the sense instruction, the two bytes are sent to the CPU. The status byte is sent first followed by the data byte.

The status byte is stored in main storage in the address specified by the first operand address of the sense instruction. The data byte is stored in the specified operand address minus one.



WEIGHTED CODES

Each key position (except the shift key) has a weighted code assigned (8 bits plus odd parity). The command lights and field/operation lights are each assigned a weighted code so that the program can turn them on or off. The key code is sent to the CPU as the data byte of a sense instruction after that key has been pressed. The lights are turned on or off with a load I/O instruction.

The key position or light number, the weighted code, and the associated keybutton symbol (graphic) are shown for domestic and World Trade Corporation (WTC) keyboard-consoles.

• • • • • •	•		
Key Position	_	ted Code 4567	USA Key Symbol
Le5 upper	0001	0001	↑
Le5 lower		0001	1
Le4 upper	0001	0010	@
Le4 lower	0000	0010	2
Le3 upper	0001	0011	#
Le3 lower		0011	3
Le2 upper	0001	0100	\$
Le2 lower	0000	0100	4
Le1 upper	0001	0101	%
Le1 lower		0101	5
Re1 upper	0001	0110	¢
Re1 lower	0000	0110	6
Re2 upper	0001	0111	&
Re2 lower	0000		7
Re3 upper	0001	1000	•
Re3 lower	0000	1000	8
Re4 upper	0001	1001	
Re4 lower	0000	1001	9
Re5 upper	0001	0000)
Re5 lower	0000	0000	0 (zero)
Re6 upper	0011	1110	(underscore)
Re6 lower	0010	1110	_
Re7 upper	0011	1111	-
Re7 lower	0010	1111	-
Ld5	0010	0100	Q
Ld4	0010	1010	W
Ld3	0000	1110	E
Ld2	0010	0101	R
Ld1	0010	0111	T
Rd1	0010	1100	Y
Rd2	0010	1000	U
Rd3	0001	1100	1
Rd4	0010	0010	0
Rd5	0010	0011	P

	Weighted Code	USA			WTC	Replaces
Key Position	0123 4567	Key Symbol	Austria/Germany	Weighted Code	Character	USA Character
Rd6 upper	0011 1000	(logical OR)	Key Position	0123 4567		
Rd6 lower	0011 0000	+	Le4 upper	0001 0010	:	@
Ra2	0011 0001	. (See note)	Le3 upper	0001 0011	;	#
Lc5	0000 1010	Α	Le2 upper	0001 0100	,	\$
Lc4	0010 0110	S	Re3 upper	0001 1000	?	,
Lc3	0000 1101	D	Re7 upper	0011 1111	= '	
Lc2	0000 1111	F	Re7 lower	0010 1111	+	= *
Lc1	0001 1010	G	Rd1	0010 0111	Z	Υ
Rc1	0001 1011	Н	Rd6 upper	0011 1000		
Rc2	0001 1011	J	Rd6 lower	0011 0000	Ü	+
Rc3	0001 1101	ĸ	Rc5 upper	0011 1010	1	•
Rc4	0001 1111	L	Rc5 lower	0011 0010	Ö	
			Rc6 lower	0011 0011	Ä	*
Rc5 upper	0011 1010	:	Lb5	0010 1101	Y	Z
Rc5 lower	0011 0010	; 	Rb5 upper	0011 0111	*	?
Rc6 lower	0011 1011 0011 0011	<i>≠</i> *	• •			
Rc6 lower					WTC	Replaces
Lb5	0010 1101	Z	Denmark	Weighted Code	Character	USA Character
Lb4	0010 1011	X	Key Position	0123 4567		
Lb3	0000 1100	C	Le4 upper	0001 0010	:	@
Lb2	0010 1001	V	Le3 upper	0001 0011	:	#
Lb1	0000 1011	В	Le2 upper	0001 0100	,	\$
Rb1	0010 0001	N	Re3 upper	0001 1000	?	,
Rb2	0010 0000	M	Rd6 upper	0011 1000		1
Rb3 upper	0011 1100	<	Rd6 lower	0011 0000	Å	+
Rb3 lower	0011 0100	•	Re7 upper	0011 1111	=	
Rb4 upper	0011 1101	>	Re7 lower	0001 1111	+	=
Rb4 lower	0011 0101	•	D-F		r i	
Rb5 upper	0011 0111	?	Rc5 upper Rc5 lower	0011 1010 0011 0010	l Æ	
Rb5 lower	0011 0110	/	Rc6 lower	0011 0010	Æ Ø	*
Note: As an op	tion for World Trade Co	orporation, the decimal point may	Rb5 upper	0011 0011	*	?
•	decimal comma.		Tho upper	0011 0111		:

Norway Key Position	Weighted Code 0123 4567	WTC Character	Replaces USA Character	Finland/Sweden Key Position	Weighted Code 0123 4567	WTC Character	Replaces USA Character	<i>Brazil/Portugal</i> Le2 upper Le3 upper
Le4 upper Le3 upper Le2 upper Re3 upper	0001 0010 0001 0011 0001 0100 0001 1000	: ; ,	@ # \$	Le4 upper Le3 upper Le2 upper Re3 upper	0001 0010 0001 0011 0001 0100 0001 1000	: ; ;	@ # \$,	Le4 upper Re3 upper Rc5 lower Rc6 upper
Rd6 upper Rd6 lower Re7 upper Re7 lower	0011 1000 0011 0000 0011 1111 0001 1111	* / = +	+	Rd6 upper Rd6 lower Re7 upper Re7 lower	0011 1000 0011 0000 0011 1111 0001 1111	* / = +	 	Rb2 Rb3 lower Rb4 lower Rb5 upper
Rc5 upper Rc5 lower Rc6 lower Rb3 lower	0011 1010 0011 0010 0011 0011 0011 0100	Å	: ; *	Rc5 upper Rc5 lower Rc6 upper Rc6 lower	0011 1010 0011 0010 0011 1011 0011 0011		: ; # *	
Rb4 lower Rb5 upper Rb5 lower	0011 0100 0011 0101 0011 0111 0011 0110	Ø Æ 	? /	Rb3 lower Rb4 lower Rb5 upper Rb5 lower	0011 0100 0011 0101 0011 0111 0011 0110	Å Ä ≠ Ö	, ? /	
<i>Belgium/France</i> #1 <i>Key Position</i> Le4 upper	Weighted Code 0123 4567 0001 0010	WTC Character ,	Replaces USA Character @	Spanish Speaking Key Position	Weighted Code 0123 4567	WTC Character	Replaces USA Character	
Le2 upper Le1 upper Re1 upper Re3 upper Ld5	0001 0100 0001 0101 0001 0110 0001 1000 0010 0100	f (% —	\$ % ¢ ,	Le3 upper Re3 upper Rc5 upper Rc5 lower Rc6 upper	0001 0011 0001 1000 0011 1010 0011 0010 0011 1011	, ? < N >	# , : ;	
Re4 upper Ld4 Re5 upper Lc5 Re6 upper	0001 1001 0010 1010 0001 0000 0000 1010 0011 1110	ç Z à Q	(W) A	Rb3 upper Rb4 upper Rb5 upper Le2 upper (For Spain Only)	0011 1100 0011 1101 0011 0111 0001 0100	; : # Pts	< > ? \$	
Lb5 Belgium/France #2 Key Position	0010 1101 Weighted Code 0123 4567	W WTC Character	Z Replaces USA Character	United Kingdom Le2 upper Re1 upper	0001 0100 0001 0110	£	\$ ¢	
Le4 upper Le2 upper Le1 upper	0001 0010 0001 0100 0001 0101	f 1 (@ \$ %					
Re1 upper Re3 upper Re4 upper Re5 upper Re6 upper	0001 0110 0001 1000 0001 1001 0001 0000 0011 1110	% 	¢ ′. ()					

, õ Ã

?

M

0001 0100

0001 0011

0001 0010 0001 1000

0011 0010

0011 1011

0010 0000 0011 0100

0011 0101

0011 0111

KEYS AND LIGHTS

Command Keys

Key Position	Code 0123 4567	Keytop Numbe
Le10	0000 0001	01
Le9	0000 0010	02
Le8	0000 0011	03
Le7	0000 0100	04
Ld10	0000 0101	05
Ld9	0000 0110	06
Ld8	0000 0111	07
Ld7	0000 1000	08
Lc10	0000 1001	09
Lc9	0000 1010	10
Lc8	0000 1011	11
Lc7	0000 1100	12
Lb10	0000 1101	13
Lb9	0000 1110	14
Lb8	0000 1111	15
Lb7	0001 0000	16

Field/Operation Lights

Light Number	Control Code
1	1XXX XXXX
2	X1XX XXXX
3	XX1X XXXX
4	XXX1 XXXX
5	XXXX 1XXX
6	XXXX X1XX
7	XXXX XX1X
8	XXXX XXX1

Function Keys

Key Position	Weighted Code 0123 4567	Name
Le6	0000 0101	tab
Ld6	1000 0001	program start
Space	0100 0000	space
Rd7	0001 0101	return
Re8	0001 0110	backspace
Re10	0000 0011	erase
Rc11	1001 0001	enter +
Re12	0000 0010	enter -
Inquiry request (on console)	0001 0001	inquiry request

Numeric Keyboard Keys

Key Position	Weighted Code 0123 4567	Basic Keytop Notation
Ra1	0000 0000	0
Rb7	0000 0001	1
Rb8	0000 0010	2
Rb9	0000 0011	3
Rc8	0000 0100	4
Rc9	0000 0101	5
Rc10	0000 0110	6
Rd8	0000 0111	7
Rd9	0000 1000	8
Rd10	0000 1001	9
Re9	0000 0001	See note
Re11	0000 0010	See note

Note: These keys are located below, but not activated by, the erase key on the domestic keyboard. They are available for World Trade Corporation extensions (i.e., 10 and 11 pence or double and triple zero). When activated, they cause the status byte preceding the data byte to have bit 4 active. For the other keys in this table, the status byte will have bit 1 active.

KEY FUNCTIONS

Before a key can be operated, a keyboard start I/O instruction must be given to the CPU to enable interrupts and unlock the keys. All keys on the keyboard (except the shift key) cause an interrupt request to the CPU and generate two characters (status byte and data byte) from the keyboard into the attachment. The status and data bytes are transferred to the CPU when a sense instruction is issued to the keyboard.

Numeric Keyboard Keys

These keys are grouped on the right side of the keyboard. They are used to enter numeric data and a decimal point.

Status Byte Data Byte
0100 0000 See "Weighted Codes"

Three function keys (Enter + Enter - and Erase) are associated with these keys for use in controlling the data entered.

Alpha-Numeric and Special Character Keys

These keys occupy the center portion of the keyboard and resemble an electric typewriter keyboard. All of the direct entry system graphics are entered from this section.

Status Byte Data Byte

0100 0000 See "Weighted Codes"

Function Keys

The ten shaded keys (shown in the illustration on page 7-102) and the inquiry request switch on the console are called function keys. These keys are under program control to perform the function stated on the keybutton or console. Bit 3 of the status byte identifies the data byte as a function character. The programmed function of these keys follows.

Tab Key

This key has two levels of depression. When pressed down to the first level, the print element is spaced until the next programmed tab is sensed. When the key is pressed down to the second level, the weighted code continues to be sent to the CPU until the key is released. This operation is called typamatic and is accomplished through a combination of mechanical and program controls.

Status Byte Data Byte 0001 0000 0000 0101

Backspace Key

This key has two levels of depression. When pressed down to the first level, the print element is spaced one position to the left. The program can either physically reposition the print element or merely readdress the previous address position in storage, whichever is appropriate for the operation in progress. When the key is pressed down to the second level, the weighted code continues to be sent to the CPU until the key is released. This operation is called typamatic and is accomplished through a combination of mechanical and program controls.

Status Byte Data Byte 0001 0000 0001 0110

Program Start Key

When pressed, this key indicates to the program that the keyed in field is complete and may be acted upon; example: printed if desired.

Status Byte Data Byte 0001 0000 0001

Enter - Key

When pressed, this key indicates to the program that the keyed in field is complete and is a negative number.

Status Byte Data Byte 0001 0000 0010

Erase Key

When pressed, this key indicates to the program that the presently keyed field is to be deleted from storage.

Status Byte Data Byte 0001 0000 00011

Return Key

When pressed, this key causes the print element to return to the left margin and normally index one line. Indexing may or may not occur, depending on the program.

Status Byte Data Byte 0001 0000 0001 0101

Enter + Key

This key indicates to the program that the keyed in field is complete and is a positive number.

Status Byte Data Byte 0001 0000 0001 0010

Inquiry Request Switch

This switch is located on the console. Interrupt level 1 must be enabled to recognize this switch. The switch is not under keyboard bail interlock control. When activated, it normally indicates to the program that a keyboard operation is desired and requests that the keyboard be unlocked.

Status Byte Data Byte 0001 0000 0001 0001

Space Bar

The space bar accomplishes the same result as in standard typewriter use. When this key is pressed, the print element is programmed to advance one position to the right, either by printing a blank, or a tab right command.

Status Byte Data Byte 0001 0000 0100 0000

Shift Keys

There are two of these keys, one located on either side of the bottom row of alpha-numeric keys. These keys have the same function; they do not request an interrupt or generate a weighted code, but condition the encode logic for upper shift characters (numeric and special characters).

Command Keys

The command keys are grouped to the left side of the keyboard. Eight command keys are standard. An optional feature provides an additional eight command keys. The standard keys are labeled 01 through 08. The optional keys are labeled 09 through 16.

The program assigns functions to these keys to permit the operator to influence the execution of the program routine. Command key lights are used to signify that the associated key function is in effect.

Bit 2 of the status byte identifies the data byte as a command character. The code associated with the command keys and lights is shown in "Weighted Codes."

CONSOLE

The operator console contains the switches and lights necessary for operator control of the system. It is divided into two sections: system indicator lights, and system control switches.

System Indicator Lights

The system indicator lights section is divided into six parts. They are: system check lights, halt code indicator lights, field/operation indicator lights, keyboard ready light, command key indicator lights, and the system power on light.

Individual attention lights are provided for disk 1, disk 2, CRT, ledger card device, data recorder, SIOC, BSCA, and printer. The processor check light is also displayed on the console.

The halt indicator group of lights are provided for use under program control to indicate to the operator a cause for system halt. They are: stop light, and nine halt indicator lights.

The field/operation group of lights consists of eight lights which may be labeled by use of a plastic overlay. The program uses these lights to inform the operator at what point in the program he may enter specific data fields or take specific action.

The command key indicator light group consists of eight (standard) or sixteen (feature) lights that are associated with the command keys on the operator keyboard. When the operator presses a command key, the program lights the associated command light on the console. When a command key is pressed and the associated command light is on, the program will turn off that light. In addition, the program can light a specific command key light whenever there is a need to communicate a predefined condition to the operator. Plastic overlays are provided for the lights so that the significant meaning for a light can be changed by typing on the overlay.


System Control Switches

The system control switches section includes those switches required for system powering, program loading, system starting, stopping, resetting, and configuring.

SWITCHES

System Start Switch

When this switch is moved to the start position the processor turns off the halt code lights and resumes normal operation. When this switch is moved to the stop position the processor halts at the end of the operation in process. This halt is indicated by turning on the stop light on the console. I/O data transfers are completed without loss of information. The system can be restarted without loss of information only by setting the switch to the start position.



BR0360

Inquiry Request Switch

This switch is mounted on the console, and although this key is not under keyboard bail interlock control, it operates as though it were a key on the keyboard. Moving this switch to the on position causes the data and status bytes to be stored in the keyboard encode circuitry. Interrupt level one must be enabled for the CPU to recognize this switch. The status byte has the function key bit (bit 3) on and the data byte contains the unique data character code for the inquiry request key (0001 0001).

Data Recorder Switch

Moving this switch to the on line position places the data recorder under program control when the verify-punch switch on the data recorder is in the punch position. The data recorder keyboard is disabled, data can be entered into the system from the data recorder reading station, data can be punched at the data recorder punching station, and data and control can be entered from the system keyboard-console.

Moving this switch to the off line position places the data recorder under its own control and allows it to function as a normal (off-line) data recorder.

Program Load Switch

This switch initiates loading the program into main storage. The following actions occur when this switch is operated to the on position:

- All I/O and machine registers, controls, and status indicators are reset.
- 2. The instruction address register is set to zero.
- 3. The disk file data address register is reset to zero. The record in cylinder zero, sector zero on one of the disks in disk drive one is read into storage starting at location 0000. The disk that provides the first record is selected by the setting of the disk select switch on the console.

When the program load switch is released, the processing unit executes the instructions read into storage from cylinder zero, sector zero, starting at location 0000.

If disk drive one is not ready, its I/O attention light is turned on. When the program load switch is operated, it is necessary only to make disk drive one ready to complete the program load function.

Disk Select Switch

This switch selects the disk from which the initial program load will be 'performed. When the switch is moved to the removable position, sector zero of cylinder zero, of the removable disk is used for program loading. Similarly, when the switch is in the fixed position, sector zero of cylinder zero, of the fixed disk on disk drive one is used for program loading.

Disk Drive 1 and Disk Drive 2 Switches

These switches turn power on or off to the disk drive motors.

Power Switch

This switch controls the power to the system. When this switch is turned on, a system reset is performed in such a manner that no I/O operations are performed until explicitly directed. Unless the stop switch is actuated before power off switch is used, the integrity of data in storage is not quaranteed after this switch is operated. When the switch is turned off, power is dropped in the CPU and all I/O devices connected to the system.

When the switch is turned on, the keyboard is locked, all indicator lights are turned off, and interrupts are disabled. An initializing start I/O instruction is required to unlock the keyboard and enable interrupts to allow keyboard operation ('KB Ready').

CONSOLE LIGHTS

Processor Check Light

The processor check light turns on when an invalid op code or parity error is detected in the CPU. It is also turned on when an invalid Q code is detected. It is turned off by system reset or pressing the check reset key on the CE panel. Any of these errors causes the processing unit to come to an immediate stop, the clock is stopped and the input/output data may be lost. The specific error that caused the stop is displayed on the CE console.

I/O Attention Lights

When any one of the following lights is on, it indicates that the corresponding I/O device has been issued a start I/O instruction but it is not ready to operate. A not ready condition can be caused by power not being on or by some condition involving the paper or cards to be handled by the I/O device. The I/O attention indicators are SIOC, BSCA ATTN, LCD, CRT, DATA RCRDR, PRINTER, DISK DRIVE 1, and DISK DRIVE 2. The specific conditions that cause each I/O light to turn on are discussed under the individual I/O devices.

Halt Code Lights

These lights are turned on by the individual bits (nine), and the halt indicator, halt identifier bytes of the halt program level instruction.

Power On Light

This light is turned on when system-power-on sequencing has been successfully completed and stays on until system power is turned off.

Keyboard Ready Light


This light is on when the keyboard has been enabled and unlocked.

Stop Ligh

This light is turned on when the system start switch is moved to the stop position and is turned off by moving the system start switch to the start position, or by system reset.

Field/Operation Lights

These lights are turned on by a load I/O operation. The meaning of each light is determined by the program being used. A plastic overlay is provided for the field/operation lights so that appropriate labels can be applied. These labels identify the particular meaning given to the lights by the programmer. Once turned on, the field/operation lights remain on until another load I/O specifying the field/operation lights is executed.



BR0360

Command Key Lights

These lights are controlled by the load I/O instruction. Separate load I/O instructions are used for turning on or turning off command lights. Once turned on, command lights remain on until a load I/O instruction turns them off, or until a system reset takes place. A plastic overlay is provided for the command lights so that appropriate labels can be assigned to each command light in order to identify the particular meaning given to the light by the programmer.

KEYBOARD ATTACHMENT

The keyboard attachment is the interface between the processing unit and the operator keyboard. The attachment consists of five circuit cards. Two of these cards are MST circuitry and are two-high, four-wide cards located in 01-frame, A-gate, on B1-board, at L2 and M2 (B1L2 and B1M2). The other three cards are used to convert the keyboard SLT circuitry outputs to MST. These three cards are located at B1G2, B1K2, and B1K3.

Keyboard/CPU Interface

The keyboard console and attachment operate under program control. The attachment communicates with the CPU during interrupts; information is sent to the CPU main storage upon receiving a sense I/O instruction.


The attachment operates on interrupt level number one, which is interrupt number four in interrupt priority (lowest level).

All instructions are sent to the attachment on data bus out lines and control lines. The attachment decodes the instructions to determine whether the operation is a load I/O, start I/O, or sense I/O, and turns on a latch to set up controls for the forthcoming data information.

The keyboard keys are disabled until a start I/O instruction (with the appropriate bits active in the control code) restores them. Once the keyboard is restored, and interrupts are enabled, information can be keyed. Pressing one of the keyboard keys causes two actions:

- Two bytes are stored in the keyboard attachment circuitry.
 The first of these bytes is a status byte that defines whether:
 (1) the key pressed is a data character key, a command key, a function key, or a World Trade key; (2) the keyboard is ready; or (3) the key is a typamatic key. The second byte is the data byte.
- 2. An interrupt request on interrupt level 1 is generated.

If no higher priority interrupt is being serviced, the CPU honors the interrupt request and branches to the interrupt subroutine. The interrupt subroutine must perform a sense I/O instruction to transfer the two bytes stored in the attachment circuitry into storage. The routine must also restore the keyboard and reset the interrupt request by issuing another start I/O instruction.



LOAD I/O INSTRUCTION

- Three or four bytes make up the load I/O instruction.
- The load I/O instruction selects the keyboard when the device address equals 1 (hexadecimal).
- The M field of the load I/O instruction is not used by the keyboard and may be any value.
- The N field of the load I/O instruction is bit significant in the two low order bits and the high order bit (bit 5 of the Q byte) may be either 0 or 1.
- The control byte transfers the one byte field located at the operand address and the one byte field at the operand address minus one (which is not used) to the attachment circuitry.
- This instruction is used to turn on or off field/operation indicators or to turn on or off command indicators.


This instruction causes two bytes of information to be sent to the keyboard attachment for the purpose of controlling lights on the console.

The instruction is composed of three or four bytes. The first byte is the op code, a Y1 (hexadecimal) for a load I/O instruction. The second byte contains the device address (hexadecimal 1 for the keyboard), an M bit that may be either 0 or 1, and the N code that selects either the command lights or the field/operation lights. The byte field located at the operand address is transferred to the attachment for turning on or off individual lights within the group selected by the N code.

Load I/O Turn On Command Lights

- The N field equals X01.
- Two bytes of information are sent from main storage to the attachment; the first byte from the main storage address specified by the operand one address, and the second byte from the address of the first operand address minus one.
- The first byte is the active byte and selects the desired command key lights to be turned on for one of the two following reasons:
- 1. The corresponding command key was pressed on the keyboard.
- 2. The program desired to turn on the light as a communication to the operator.
- The second byte of information sent to the attachment is not used.
- The command light whose decimal label corresponds to the decimal value of the binary number in the rightmost byte of the operand is turned on.
- If only the eight basic command keys are installed, binary values more than 8 in the operand byte are ignored.

LOAD I/O (LIO) INSTRUCTION FORMAT



Load I/O Turn Off Command Lights

- The N field equals X00.
- Two bytes of information are sent from main storage to the attachment; the first byte from the main storage address specified by the operand one address, and the second byte from the address of the first operand address minus one.
- The first byte is the active byte and selects the desired command key lights to be turned off for one of the two following reasons:
- 1. The corresponding key was pressed on the keyboard when the light was on.
- 2. The program desired to turn the light off as a communication to the operator.
- The second byte of information sent to the attachment is not used.
- The selected command key function is no longer active after the program turns the light off as a communication to the operator (see 2. above).
- The command light whose decimal label corresponds to the decimal value of the binary number in the rightmost byte of the operand is turned off
- If only the eight basic command keys are installed, binary values more than 8 in the operand byte are ignored.

Load I/O Field/Operation Lights

- The N field equals X1X.
- Two bytes of information are sent from main storage to the attachment; the first byte from the main storage address specified by the operand one address, and the second byte from the address of the first operand address minus one.
- The first byte is the active byte and selects the desired field/operation lights to be turned on.
- The selection of specific lights to be turned on automatically resets all the non-selected lights (hexadecimal 00 turns off all the lights).
- The second byte of information sent to the attachment from main storage is not used.

TEST I/O AND ADVANCE PROGRAM LEVEL INSTRUCTION

Test I/O (TIO) Instruction

- The keyboard attachment does not respond to this instruction.
- Issuing this instruction to the keyboard console results in a processor check with invalid Q indication issued with the keyboard console device address.

Advance Program Level (APL) Instruction

- The keyboard attachment does not respond to this instruction.
- Issuing this instruction to the keyboard console results in a processor check with invalid Q indication issued with the keyboard console device address.

SENSE I/O INSTRUCTION

- Four bytes make up the sense instruction.
- The sense instruction selects the keyboard when the device address equals 1 (hexadecimal).
- The M and N fields of the sense instruction are not used by the keyboard and may be any value.
- This instruction places the data available in the keyboard attachment into the field in storage specified by the first operand address.

The sense instruction is composed of four bytes. The first byte is the op code, a Y0 (hexadecimal) for a sense instruction. The second byte contains the device address (DA), and an M and N field that are not used. The third and fourth bytes contain the address of the low order byte of the two byte field where the sense bytes will be stored.

Response to Sense Keyboard Instruction

• The code for the key position pressed is transferred from the attachment circuitry to the CPU.

In response to a sense keyboard instruction, two bytes (representing the key position pressed) are gated on 'data bus in' (DBI) for storage in the two-byte field specified by the first operand address minus one, and the first operand address.

The high-order byte stored in storage is a status byte and is bit significant. This byte defines the low-order byte that is to be transferred to the CPU on the next cycle.

The second byte (low-order) in storage contains the unique bit configuration for the particular key position pressed.


If a sense keyboard instruction is issued by the program before a key is pressed (no interrupt request generated), the status byte will be:

parity check 1000 0000

the second byte (data or function character keyed) will be:

0000 0000

SENSE I/O (SNS) INSTRUCTION FORMAT



START I/O INSTRUCTION

- Three bytes make up the start I/O instruction.
- The start I/O instruction selects the keyboard when the device address equals 1 (hexadecimal).
- The M and N fields of the start I/O instruction are not used by the keyboard and may be any value.
- The control code of the start I/O instruction causes the keyboard and attachment circuitry to perform the operations specified by the control code


This instruction is composed of three bytes. The first byte is the op code, a F3 (hexadecimal) for a start I/O instruction; the second byte contains the device address (a hexadecimal 1 assigned to the keyboard) and the M and N fields (not used in the attachment circuitry); and the third byte contains the control code to provide control information for the keyboard operation.


The control code of the start I/O instruction is used by the programmer to:


- 1. Reset previously sensed parity checks.
- 2. Lock or unlock the keyboard.
- 3. Enable or disable interrupts.
- 4. Turn off current interrupt requests.
- 5. Restore (unlock) the keyboard (required to prepare the keyboard for a succeeding key depression).
- 6. Cause an interrupt request (see bit 2 in "Control Code" chart).

The restore keyboard function, necessary to unlock the keyboard for a succeeding key operation, is accomplished by issuing a start I/O instruction with both bits 4 and 5 present. All bit combinations of the control field are valid and all operations will be performed if the appropriate bits are on, except that bits 2 and 7 on will not result in interrupt request being set.

START I/O (SIO) INSTRUCTION FORMAT








KEYBOARD TIMING

The figure at the right shows the basic keyboard timing. The variable electrical and mechanical timings are shown in relation to the maximum time between key cycles. Their duration is determined as follows:

- Elastic Diaphragm Switch (EDS) Closure—Closes as soon as the interposer clears the latch spring. It remains closed until the restore is nearly complete. Time of restore is determined by the system and is, therefore, variable.
- Bit Lines-Coincident with the EDS closure.
- Character Ready—Brought up by the bit lines and reset by 'bail contact.'
 Restore is controlled by the system; thus the rise of 'bail contact' is
 variable.
- Restore Magnet—De-energized when the system accepts data and picked when the bail closes the bail contacts. Mechanical travel time of the bail determines the time the contacts close.
- Bail Contact Signal—Begins when the restore bail closes the contacts and is held up by a circuit delay after the contacts open. The duration is variable depending on the time the contacts are held closed by the restore bail.
- Ball Interlock—The duration is determined by the operator releasing the keylever.
- Bail Interlock—The duration is directly related to the mechanical travel of the bail.



Chapter 2. Functional Units

INTRODUCTION TO FUNCTIONAL UNITS

Chapter 2 contains the functional units of the keyboard attachment. The first page of the chapter is a board layout of the keyboard attachment. It is broken down into cards and contains the following information:

- 1. Card locations.
- 2. Circuits found on that card.
- ALD page reference numbers that describe the circuits found on the card.
- 4. Card type number. The part number of the card will change each time that the card has an engineering change to it. The card type number however, will always stay the same.

The card location number appears on each page, or section of a page, that describes the circuitry on that card. For example, M2 on a page refers to the DBI assembler.

Symbols

There are two symbols that must be understood in order to read this chapter. They are:

- 1. Numbers in squares.
- 2. A Letters in circles.

If only one of these symbols appears on a page, it will be numbers in squares. They are placed next to a functional unit, and correspond to the same number in a square on the facing page. Next to the symbol on the facing page, an explanation of that functional unit can be found.

If both numbers in squares and letters in circles are found on a page, the numbers refer to a reading order of the basic operation of a group of functional units. These numbers refer to corresponding numbers on the same or facing page, that when read consecutively explain the data flow between functional units. The letters in circles refer to operation of just the functional unit, the same as numbers in squares do when they are the only symbol on the page. This is the only application for letters in circles.

1

3


	A2	\ (G2	K2	L2	M2	N2	\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \
A			KB SLD To MST Convert 1. Keyboard bits 3-7 2. Drop bail pulse ALD page PK023 Card Type 5026	KB SLD To MST Co 1. Keyboard bit P 2. Bail contacts ALD page PK021 Card Type 5026 K3 SLD To MST Conver 1. Keyboard bits 0-2 2. Alpha-numeric an ALD page PK022 Card Type 5026	1. DBO register 2. DBO decode 3. Command latches 4. Instruction latches 5. DBO parity check ters 6. Condition A	Keyboard Adapter No 2 1. DBI assembler 2. Interrupt polling 3. Condition B 4. Field indicators 5. Bail latch 6. Bail magnet control 7. I/O check 8. Parity check latch 9. Gate command indicator		
В					ALD Pages PK001 Through PK007 Card Type 5018	ALD Pages PK011 Through PK015 Card Type 5019		


Keyboard Attachment Board B1* on Gate A (A-B1)


(card side)


*Board B1 also contains:


- Channel banks.
 Data recorder attachment.
 CRT attachment.











Chapter 3. Operations

INTRODUCTION TO OPERATIONS


Chapter 3 contains the detailed flowcharts and timing charts of the operations performed by the keyboard attachment.


Flowcharts


The flowcharts contain three levels of information. By reading down the heavy dark lines, the reader can learn the major objectives of the operation. The second level of information is obtained by reading the information in the boxes that branch off the heavy dark line. The information that is contained in each block in a heavy dark line is explained in the blocks that branch off from it. The third level of information is contained in the note blocks (open ended blocks) that branch off the second level blocks. Information in these blocks is intended to explain why an action has been performed.

Timing Charts

The timing charts in this chapter are to be used to supplement the information found in the flowcharts.







X = Bit not checked.

LOAD I/O INSTRUCTION TIMING CHART

Load I/O Operation

- The CPU decodes the op code of the instruction and activates the control line 'chan LIO instr' in the attachment.
- The attachment takes an I-Q cycle to:
 - 1. Decode the Q byte for the device address.
 - 2. Determine the condition code and send it back to the CPU.
 - Decode the N code of the Q byte to set a load I/O latch in the attachment.
- Take EB cycles to:
- 1. Turn on a command indicator.
- 2. Turn off a command indicator.
- Turn on field indicator(s).


EB Cycles

The CPU gates the first byte from the main storage location specified by the operand one address through the DBO register to turn on or off the desired command indicator or field indicator(s) latches. The output of the latches control the on or off status of the lights.


If a load I/O instruction is issued to turn on or off command lights with codes other than those shown in "Weighted Codes," the instruction is accepted, but no command lights are turned on or off.

A load I/O instruction issued to turn on field indicator(s) resets the non-selected field indicator latches. All bit combinations are valid for turning on the individual field indicators (all eight indicators can be turned on with one load I/O instruction). When all bits are zero, all of the field indicators are turned off.

The second byte transferred from the main storage location specified by the operand one address minus one is also gated to the DBO register, but it is not used.



- Note 1. Reset at clock 2 of the next I-Q cycle.
- Note 2. Will be reset by next 'gate command ind off' pulse.
- Note 3. Will be reset by the next 'LIO field ind latch' pulse.



3

SENSE I/O INSTRUCTION TIMING CHART


Sense Operation

- The CPU decodes the op code of the instruction and activates the control line 'chan SNS instr'.
- The attachment takes an I-Q cycle to:
- 1. Decode the Q byte for the device address.
- 2. Send a condition code of B back to the CPU.
- 3. Set the 'SNS latch'.
- The attachment takes an EB 1 cycle to gate the status byte out of the DBI assembler to send it to the CPU.
- The attachment takes an EB not 1 cycle to gate the data byte out of the DBI assembler to send it to the CPU.


EB Cycles

Prior to the EB cycles, the data and status bytes (generated by a previously pressed key) are stored in the encode board. The status byte is the first byte to be gated to the CPU. This byte identifies the type of key that was pressed. The CPU stores this byte in the field specified by the operand portion of the sense instruction. The bit significance of this byte makes the program aware of the type of data that is contained in the data byte.

The data byte is gated to the CPU during the EB not 1 cycle. This byte is stored at the operand address minus one (as indicated by the operand portion of the sense instruction). The program in the CPU uses this data byte as a displacement, and adds it to a base address. The resulting address points to the core location that contains the EBCDIC code for that key.



Note 1. Reset at clock 2 of the next I-Q cycle.




START I/O INSTRUCTION TIMING CHART

Start I/O Operation

- The CPU decodes the op code of the instruction and activates the control line 'chan SIO instr'.
- The attachment takes an I-Q cycle to:
- 1. Decode the Q byte for the device address.
- 2. Determine the condition code and send it back to the CPU.
- 3. Set the 'SIO latch'.
- The attachment takes an I-R cycle to decode the I-R byte.
- The bits in the I-R byte set or reset latches in the attachment in preparation for a keyboard operation.

I-R Byte

The bits present in the I-R byte are determined by the main program in the CPU. Bits 4 and 5 must both be present to restore the keyboard. All bit combinations of the I-R byte are valid. All functions associated with each bit are performed except for the following, if bits 2 and 7 are both present, interrupt request is not set.



- Note 1. Reset at clock 2 of next I-Q cycle.
- Note 2. Reset at clock 4 of next I-R cycle if DBO bits 4 or 5 are present.
- Note 3. Reset at sample DBO clock 5 of next I-R cycle if 'DB Kb bit 6 ckt 2' is inactive.

KEY OPERATION-PROGRAMMED

- A start I/O instruction is given to enable interrupts.
- Interrupt request is generated by pressing any key (except the shift key).
- A sense instruction from the CPU gates two encoded bytes from the DBI assembler in the attachment to the CPU. These two bytes represent the key position (the key that was pressed).
- A second start I/O instruction is issued to restore the keyboard.

Before the keys on the keyboard can be operative, a start I/O instruction must be issued to enable interrupts, restore the keyboard, and unlock the keys.

When a key is pressed, its EDS latch spring is released and the elastic diaphragm is pressed through a hole in the separator by the actuator spring projection. The diaphragm common conductor contacts the normally open contact on the substrate, which completes the circuit to the encode circuit board.


Pressing a key generates 'character ready' in the encode board which is sent to the attachment circuitry. 'Char ready' (and all other lines from the encode board) is converted from an SLD logic level to an MST logic level in the attachment. After the logic conversion, the line is called 'any char'.

The diode logic circuits of the encode board, decodes the output of the key that was pressed (EDS switch) into two bytes of information. The data byte is stored in the encode board bit latches, and the function latches that represent the bits to make up the status byte are also located in the encode board.

An interrupt request is generated by raising the 'interrupt polled KB' line. This line is activated by channel interrupt poll ANDed with the interrupt request latch which is set on by the 'any char' line and the 'intlk int' and 'inter enable' latches that were set earlier by the start I/O instruction. 'Interrupt polled KB' is sent to the DBI assembler to gate 'KB DBI 1 bit' to the CPU to request an interrupt.

When the interrupt is granted by the CPU (interrupt level 1 for the keyboard), the CPU branches to the keyboard interrupt routine. A sense instruction is issued to the attachment to transfer the two bytes from the bit latches through the DBI assembler onto DBI.

The interrupt routine can now issue a second start I/O instruction with bits 4 and 5 active in the I-R byte of the control code to restore the keyboard in order that another key can be pressed. Depending on the main program in process, the start I/O instruction can turn off the 'int req' latch with bit 7 active in the control code. This turn off interrupt request instruction causes the CPU to exit from the keyboard interrupt routine and return to the main program.



KEYBOARD INTERRUPT REQUEST

- A start I/O instruction is issued to the keyboard attachment to: unlock the keyboard, restore the keys, and enable interrupts.
- Pressing a key on the keyboard, or the inquiry request key on the console, turns on the 'inter req' (interrupt request) latch in the attachment.
- With 'interrupt poll' active in the attachment at clock 5-7 time and the 'int req' latch on in the attachment, the 'interrupt polled KB' line in the attachment gates 'KB DBI 1 bit' out of the DBI assembler to request an interrupt.
- If no interrupts with a higher priority are pending and the program in progress is at the end of an instruction, the main program is interrupted by a branch to the keyboard interrupt routine.
- The keyboard interrupt routine issues a sense instruction to the keyboard attachment and allows the two bytes (generated as the result of pressing a key) onto DBI.
- After sensing the two bytes of information generated by pressing the key, the keyboard is restored (enabled) when the keyboard interrupt routine issues a start I/O instruction. The keyboard keys can now be operated again.

The keyboard interrupt level has a separate IAR and ARR in the CPU local storage registers so that the IAR and ARR for the main program are not disturbed. Local storage register 15 contains the interrupt level 1 instruction address register (IAR-1), and local storage register 16 contains the interrupt level 1 address recall register (ARR-1) for the keyboard.

The interrupt routine performed is established by the interrupt priority latches. As in the case of cycle steal, the highest interrupt level device takes precedence over lower level devices. The keyboard is assigned interrupt level 1 which is the lowest level in priority. Therefore, it is possible for any other interrupt routine to interrupt the keyboard. However, each device maintains its interrupt request until it is satisfied. The lower level priority device finishes its routine upon completion of the higher level routine.

The stored program controls the ability of the keyboard to interrupt by enabling and disabling the keyboard through the use of start I/O instructions. Once an interrupt has occurred, it is also ended by a start I/O instruction.

During the I-Q cycle, keyboard selection occurs in the same manner as any start I/O instruction. At clock 5 of the I-R cycle, the control code (I-R byte) is sent to the attachment on DBO. The control code is decoded by the attachment to turn on the 'inter enable' latch. This latch remains on until another start I/O instruction is sent to the attachment to reset (disable) the latch.


When a key is pressed on the keyboard, the 'inter req' latch is turned on. At the end of the operation being performed in the CPU, 'interrupt poll' is sent to the keyboard attachment. This activates 'interrupt polled KB' in the attachment. This line gates 'KB DBI 1 bit' out of the DBI assembler to turn on the interrupt latch for the keyboard in the CPU. If more than one device is requesting an interrupt, only the highest level priority latch is turned on.

With any interrupt latch on, the selection of the normal IAR/ARR (P1 or P2) is blocked and the IAR/ARR for the active interrupt level latch is selected. The interrupt request latch in the attachment stays on until it is reset by a start I/O instruction.

Upon recognizing the keyboard interrupt, the CPU issues a sense instruction to the keyboard attachment. The instruction decodes the contents of the DBI assembler, which is the coded character of the key that was pressed. The output of the DBI assembler is sent to the CPU on DBI.

With this information, the stored program in the CPU determines the cause of the interrupt, branches to that routine, and performs the required operation. When the operation is complete, the CPU can issue another start I/O instruction to the attachment.

Refer to the flowchart on page 7-310 for the operation. The only difference is that a keyboard interrupt can be generated by pressing either the inquiry request key or a data key.



ALTER STORAGE OPERATION

The alter mode of the keyboard is used to key in test programs and subroutines. The operation of the keyboard in this mode is intended for field engineering use as an aid in locating machine troubles by checking and testing machine functions.

When the CE mode selector switch is at the alter storage position, the system stops at clock 9, and the bail contact modified signal (generated by the bail contacts being closed) turns on the bail latch. The bail latch output signal turns on the bail magnet driver which provides current through the bail magnet coils. This causes the bail bar to move back and unlock the keyboard. The 'alter up' latch (page 7-203) sets and the keyboard unlocks.

Keys A through F, and 0 through 9 are the only keys that can be used in alter storage mode. Depression of any other key causes the bail bar to go forward and lock the keyboard. If this occurs, position the CE mode selector switch to the process position and press SYSTEM RESET. The keyboard unlocks and allows the return to alter storage mode. Before continuing, an alter SAR must be performed.

Data entered form the keyboard begins at storage address 0000, unless an alter SAR is made to a specific starting address.

For this description of the encode board refer to page 7-201.

First Key Depression (Odd Key Count)

- Depress key.
- EDS switch closes, allowing current through its contacts and associated diodes in the encode board.
- The output of the diode gives the proper inputs to the bit latches to obtain the hexadecimal value for the key pressed (first half byte).
- These lines also provide inputs to the 'group H' latch. This latch determines that the key pressed is a valid hexadecimal character.
- Bits 0, 1, 2, and 3 are gated by the 'alter up' latch output to turn on the '1st 1/2 byte' latch. If either zero (0) key is depressed, the P bit turns on the first half byte latch.
- With '1st 1/2 byte' latch on, one input to the 'alter up' latch is removed.
- At this time data is gated through the DBI assembler onto DBI, but it is not accepted by the CPU because it is idling at clock 9 time. However, the keyboard is restored (unlocked) to allow entering the second half byte from the keyboard.

Keyboard Restore

- 'Alter up' latch ANDed with 'group H' latch, '1st 1/2 byte' latch and (not) 'bail contacts' generate a 'drop bail pulse' line.
- This line turns off the bail latch, causing the bail magnet current to drop and the bail bar moves forward under spring tension.

- The bail contacts close generating a 'bail contact' signal, which:
 - . Turns off the 'group H' latch.
 - Turns off the 'P bit' latch.
 - 3. Turns on the 'bail latch'.
- The 'bail latch' causes the bail magnets to receive current to draw the bail bar back and unlock the keyboard.
- When the bail contacts open, the 'bail reset' line is activated to turn off the 'alter up' latch.
- The active bits, representing the hexadecimal key that was pressed, now make up the first half byte of data. The keyboard is unlocked and ready for the second half byte of data (even key count) to be entered.

Second Key Depression (Even Key Count)

- Depress key.
- EDS switch closes, allowing current through its contacts and associated diodes in the encode board.
- The output of the diode gives the proper inputs to the bit latches to obtain the hexadecimal value for the key pressed (second half byte).
- With the 'alter up' latch off, the lower group of bit latches (4, 5, 6, and 7) are gated to form the second half byte (hexadecimal).
- The '2nd 1/2 byte' latch is turned on by bit 4, 5, 6, 7, or P with 'alter up' latch off.
- 'Alt char ready' is now activated.
- 'Alt char ready' turns on the 'system start' latch in the CPU to start the system.
- 'Clock 2' ANDed with 'alt char ready' turns off the 'bail latch' and locks the keyboard.
- The CE mode selector switch in the alter storage position gates the key-board bit latch outputs out of the DBI assembler.
- With the 'bail latch' off, the bail contacts:
- 1. Turn off the 'P bit', 'group H', and 'alter up' latches.
- 2. Turn on the 'bail latch'.
- 3. The 'bail contact' line ANDed with 'alter char ready', and (not) 'ing reg' latch turns on the 'reset' latch.
- 4. The 'reset' latch resets the bit latches (0 through 3 and 4 through 7).
- The 'alter up' latch remains off until the 'reset' latch is turned off. When it comes on again, the keyboard is ready for the next odd-key depression.

Zero Kev Depression


When the zero key is pressed, no hexadecimal character is generated, but the 'P bit' latch is set. This latch being set turns on the '1st 1/2 byte' latch. The 'P bit' latch ANDed with the 'alter up' latch off, turns on the '2nd 1/2 byte' latch. This generates an 'alter char ready' signal but no DBI bits when the 0 through 7 bit latches are not activated by the encode board circuit diodes. The 'P bit' latch turns on both half byte latches, but only:

- 1. The '1st 1/2 byte' latch when a key is pressed on an odd key count.
- 2. The '2nd 1/2 byte' latch when a key is pressed on an even key count.


This is done by ANDing (not) 'alter up' and 'P bit' to turn on the '2nd 1/2 byte' latch a zero key is pressed on an even key count.

The 'P bit' line is active when any key giving an even number of bits is pressed (the P bit to the attachment is blocked by 'alter char ready'). Since 'P bit' does not enter the system DBI from the encode board in alter storage mode, the 'P bit' is generated in the attachment circuits and ANDed with the 'alter char ready' line. This allows correct parity to enter the CPU.

3







TYPAMATIC OPERATION

Typamatic keys (tab and backspace) have two operational levels or stops. The first level permits a single operation and is indicated by a spring loaded stop when a light key stroke is used. The second level allows a repeat action without repeated key strokes. A heavy key stroke will push the key lever through the spring loaded first stop into the typamatic level. This repeats the key function as long as the key is held in the lower level.

The typamatic function is indicated by the lower level of the key lever. However, the typamatic function is performed by the control program.


Refer to the timing chart on this page for the following description of the typamatic operation.

Area 1 (In Timing Chart)

- 1. Assume that the keyboard is ready (enabled and unlocked).
- 2. The operator presses the tab or backspace key.
- 3. Data bits are stored in the bit latches in the keyboard encode board.
- 4. These bits are recognized as typamatic bits (bit 3 and bit 6 are prepared to be sensed on the first EB cycle of a sense instruction).
- The next time the 'interrupt poll' line is activated, a system level 1
 interrupt will occur (unless a higher level interrupt or cycle steal has
 been requested).
- 6. During the subroutine of the program, a sense instruction is given to the keyboard.
 - a. First EB cycle—bit 3 (function) and bit 6 are sensed to indicate a typamatic operation.
 - b. Second EB cycle—data is sensed (tab or backspace).
- 7. A start I/O instruction is given to the keyboard with bit 4 on in the control code to drop the bail and lock the keyboard. The start I/O instruction must occur within 15 ms of the sense instruction.
- 8. A time out of approximately 100 ms for the software begins. This time is required to maintain a 10 cycle per second rate for the CRT cursor. See "Note 2."
- 9. During the time out, the CRT cursor or print element can be moved one increment in the appropriate direction.

Area 2 (In Timing Chart)

- 1. The typamatic operation is still in process.
- A sense instruction is issued to the keyboard at the end of the 100 ms time out.
 - a. First EB cycle—bit 3 and bit 6 are again sensed indicating a typamatic operation.
 - b. Second EB cycle-data is again sensed (tab or backspace).
- 3. The 100 ms time out occurs again.
- 4. The CRT cursor or the print element can again be moved.



- DBI bits 3 and 6 identify typamatic character to the program.
- 2 Start I/O instruction must have bit 4 on in the control code to drop the bail and unlock the keyboard.
- Program time out required for 10 cycle per second maximum cursor or print element rate.
- Data byte is transferred (identifies tab or backspace key).
- No typamatic bit (6) is sensed in the status byte (the key was released).
- 6 No data bits are sensed in the data byte (only the P bit).
- Start I/O instruction has bits 3 (to reset parity check), 5 (to pick the bail and unlock the keyboard), 6 (to enable interrupts), and 7 (to reset the current interrupt request) on.

Note 1. When tab or backspace keys are depressed, bits 3 and 6 of the first sense byte are on. This is true even if the keys are not fully depressed.

Note 2. Parity checks or additional incrementing may occur if approximate time intervals are not maintained.

Area 3 (In Timing Chart)

- 1. The operator has released the key and therefore the typamatic operation is no longer in process.
- 2. A sense instruction is issued to the keyboard.
 - a. First EB cycle—the typamatic bits (3 and 6) are no longer present. Bit 0 is sensed.
 - b. Second EB cycle-data is sensed, only bit P is present.
- A start I/O instruction is issued to the keyboard. The control code must have bit 3 on (to reset bit 0), bit 5 on (to pick the bail and unlock the keyboard), bit 6 on (to enable interrupts), and bit 7 on (to reset the current interrupt request).

Section 9. Printer and Ledger Card Device Attachments

This section of the 5406 FETMM contains the theory and maintenance diagrams for the 5213 and 2222 Printer attachment and ledger card device attachment. It consists of six chapters as follows:

Chapter 1. Introduction to the Printer Attachment

Chapter 2. Functional Units of the Printer Attachment

Chapter 3. Operations of the Printer Attachment

Chapter 4. Introduction to the Ledger Card Device Attachment

Chapter 5. Functional Units of the Ledger Card Device Attachment

Chapter 6. Operations of the Ledger Card Device Attachment

Contents

Chapter 1. Printer Attachment Introduction 9-101

Introduction to Printer and Attachment (2 Parts) 9-101, 9-102
Printer Operations (2 Parts) 9-103, 9-104
Load I/O Instruction Format 9-105
Test I/O Instruction Format (2 Parts) 9-106, 9-106A
Advance Program Level Instruction Format (2 Parts) 9-106B, 9-107
Sense I/O Instruction Format 9-108
Start I/O Instruction Format 9-109
Errors (3 Parts) 9-110, 9-111, 9-111A
Data Flow 9-112

Chapter 2. Printer Attachment Functional Units 9-201

Introduction to Functional Units 9-201
Board Layout 9-202
Printer Single Shots 9-203
Initial Selection (2 Parts) 9-204, 9-205
Printer Commands 9-206
Data Bus In Assembler 9-207
Stepper Motor Controls 9-208
Print Controls 9-209
Print Hammer Selection 9-210
Cycle Steal Controls 9-211
Error Checking (2 Parts) 9-212, 9-213

Chapter 3. Printer Attachment Operations 9-301

Introduction to Operations 9-301
Load I/O Instruction Flowchart 9-302
Load I/O Instruction Timing Chart 9-303
Test I/O and Advance Program Level Instruction Flowchart 9-304
Test I/O and Advance Program Level Instruction Timing Chart 9-305
Sense I/O Instruction Flowchart 9-306
Sense I/O Instruction Timing Chart 9-307
Start I/O Instruction Flowchart 9-308
Start I/O Instruction Timing Chart 9-309
Stepper Motor Start—Move Right (2 Parts) 9-310, 9-311
Stepper Motor Start Timing Chart 9-313
Element Return (3 Parts) 9-314, 9-315, 9-317
Element Return Timing Chart (2 Parts) 9-318, 9-319

TNL SN34-0043 to SY34-0022-1

Stepper Motor Stopping (2 Parts) 9-320, 9-321
Stepper Motor Stopping Timing Chart (2 Parts) 9-322, 9-323
Tab Right (3 Parts) 9-324, 9-325, 9-327
Tab Left (3 Parts) 9-328, 9-329, 9-331
Primary Skip (2 Parts) 9-332, 9-333
Primary Index 9-334
Secondary Index 9-335
Print Operation (3 Parts) 9-336, 9-337, 9-339
Print Operation Timing Chart (2 Parts) 9-340, 9-341
Bi-directional Print Operation (3 Parts) 9-342, 9-343, 9-344
Bi-directional Print Operation Timing Chart 9-345

Chapter 4. Ledger Card Device Attachment Introduction

Ledger Card Format 9-401
Indicators and Controls 9-402
Program Instructions 9-402
Ledger Card Device Operations 9-402
Commands 9-402
Command Field Formats 9-403
General Operation of the LCD 9-404

Chapter 5. Ledger Card Device Attachment Functional Units

Introduction to Functional Units 9-501
Data Flow Diagram 9-502
LCD Pulse Generate and Sense Cell Latches (4 Parts) 9-503 through 9-507
Command Controls, Diagnostic LIO Controls, and LCD Attachment Resets (2 Parts) 9-508, 9-509
DBI Assembler and Channel In Controls (2 Parts) 9-510, 9-511
Cycle Steal and LSR Selection (5 Parts) 9-513 through 9-517
Read ID and Data Assembler (2 Parts) 9-518, 9-519
LCD Controls (2 Parts) 9-520, 9-521
LCD Attachment Error Conditions (2 Parts) 9-522, 9-523

Chapter 6. Ledger Card Device Attachment Operations

Introduction to Operations 9-601
Feed, Read ID, and Locate-Eject (10 Parts) 9-603 through 9-611
Index (3 Parts) 9-615 through 9-617
Read Mark and Eject (3 Parts) 9-619 through 9-621
Eject (3 Parts) 9-623 through 9-625
Read All Line Finder Marks 9-626

PRINTER ATTACHMENT-Contents

5406 FETMM (6/71) 9-i

Chapter 1. Introduction

PRINTER ATTACHMENT

The IBM 5213/2222 Printer attachment provides a means for the attached 5213 or 2222 Printer to use the facilities of the IBM 5406 Processing Unit to communicate with main storage. The attachment provides the communication lines between the printer and the processing unit and controls the transfer of all information between the two.

A ledger card device attachment is a part of the printer attachment if a 2222 Printer is installed. The ledger card device attachment is described separately in chapters 4, 5, and 6 of this section (section 9).


The attachment circuitry is MST-1 logic, physically located on gate A, board A2 in the 5406 Processing Unit. The control interface lines between the attachment board and the electronics board are SLD-100 levels. Conversion to MST occurs at the attachment board.

The communications path between the processing unit and the printer attachment is through the I/O channel. Using this channel, data and control information is transferred from the processing unit, and status is sent to the processing unit under control of stored program instructions.

During the process of exchanging information, the printer and the processing unit operate together in multiplexer mode. This means the information transfer takes place between processing unit cycles on a priority basis with other devices.

By the means of a fixed-cycle steal priority, I/O cycles may be interleaved between any two processing unit cycles.

Controls the transmission of data to and from the 5213 and 2222 to the CPU and channel and main CPU storage.




PRINTER

The 5406 Printer attachment has the capability of controlling five different models of printers (one printer per system), each of which is available in a variety of optional features. The basic printer is a 13 inch carriage serial printer which prints at a rate of 85 characters per second.

The five models of printers available are:

- 1. The IBM 5213 Printer Model 1 can print 132 characters per line at 85 characters per second. Forms are moved by a pin feed platen with single or double spacing selectable by the operator.
- The IBM 5213 Printer Model 2 has the same characteristics of the Model 1, except the carriage is controlled by a pin feed tractor with tapeless vertical forms control.
- 3. The IBM 5213 Printer Model 3 can print 132 characters per line at 85 characters per second or functions as a bi-directional printer that can print approximately fifty 96-character lines per minute. Forms movement is controlled by a pin feed tractor with tapeless vertical forms control.

The following illustration shows the combinations of printers and features available.



- 4. The IBM 2222 Printer Model 1 can print 220 characters at 85 characters per second. Forms are handled with a dual pin feed tractor with tapeless vertical forms control (on the primary carriage only).
 - The 2222 Printer also has as a standard feature a ledger card device. The ledger card device allows feeding, printing, and identification of ledger cards.
- The IBM 2222 Printer Model 2 has the same characteristics as the Model 1 Printer, except that it is a bi-directional printer. It can print approximately fifty 96-character lines per minute.

Vertical forms control allows skipping a number of lines from 2 to 256. The pin feed carriage on the 5213 Model 1 can space one or two lines by setting the manual control on the printer to the proper position.

Printing Principle

Printing is done by a print head capable of making seven dots in a vertical arrangement. The print head is moved across the paper from left to right or from right to left at a constant velocity. As the print head moves through one character space, the head can produce dots in any of seven horizontal positions. A restriction is applied, however, that none of the vertical dot positions can produce a dot in two consecutive horizontal dot positions. Therefore, the maximum number of horizontal dots that can be produced by any dot position on the print head is four.

Printer Functions

The serial printer (printing without the line printing feature) prints with the print head moving from left to right. The bi-directional printing feature allows printing with the print head moving either from left to right or right to left. The characters that can be printed and the bit patterns (EBCDIC code) in storage that caused each character to be printed are shown on page 9-102.

In addition to printing data, the following functions can be performed:

- 1. Tab right
- 2. Tab left
- 3. Element return
- 4. Primary carriage index
- 5. Primary carriage skip (vertical forms control tractor only)
- 6. Secondary carriage single index (dual feed carriage)

Dual Feed Carriage

Dual feed carriage is a standard feature of the 2222 Printer. Vertical forms control is utilized on the primary feed carriage with the ability to vertically space or skip. The secondary feed carriage is a single vertical space carriage. Vertical motion on the secondary carriage can overlap all other printer functions except printing.

Ledger Card Device

The ledger card device on the 2222 Printer allows the feeding, checking, and printing of data on ledger cards. The ledger card device is designed to interfere as little as possible with paper handling and readability of data printed on forms. Printing and forms motion of the ledger card are under control of the program.

For identification purposes and checking that the proper document is being printed on, space is provided for printing coded numeric identification in the upper right edge of the card and for reading such coded notation.

The ledger card device also has a function that allows feeding the cards and locating the first available print line. Provision is also made for automatically signalling to the program when no print lines are available.

The right edge of the ledger card is always positioned in the farthest right printing positions of the 22 inch printer. The last 6 print positions on the ledger card (positions 215-220) are reserved for the line finder marks and two identification number (ID) code marks. These marks are printed in positions 216, 218, and 220. Except for the print mark code, no printing should be done beyond position 214.

The line finder marks are used for locating the next available print line. A line finder must be printed for each line printed to prevent over-printing the next time line posting of the same ledger card takes place.

PRINTER FEATURES

Bi-directional Printing

Bi-directional printing (line printing) is a standard feature of the 5213 Printer Model 3, and the 2222 Printer Model 2. This allows printing with the print head moving either left to right or right to left. Printing can be performed at a rate of approximately fifty 96-character lines per minute. Printing more characters results in a slower throughput; printing fewer characters results in a higher throughput.

LOCAL STORAGE REGISTERS (LSR)

There are three local storage registers (located in the CPU) that are assigned to the printer attachment. Two of these are used in print operations, and the third is used with the ledger card device (LCD).

Print Data Address Register (PDAR)

The PDAR contains the leftmost or starting address of the data field when issuing a print command. This address has no core boundary restrictions.

This LSR must be reinitialized after each print command when not printing consecutive core fields. The LSR content points to the last printed character location plus one at the completion of a print command.

Print Command Address Register (PCAR)

The PCAR contains the leftmost storage address of the command field. The byte at this address contains the first command to be executed.

Locate Line Address Register (LLAR)

The LLAR is used only with the ledger card device to locate the next printable line and to detect the last printable line.


Shared LSR's

The ledger card device uses the PCAR and the PDAR along with the printer. The PCAR is used in the same manner by both devices. In LCD operations, the PDAR contains the leftmost or starting address of the identification (ID) number that will be read from the ledger card. The address has no core boundary restrictions. The LSR content points to the last position of the ID number plus one at the completion of the feed, read ID, and locate next print line command; or feed, read ID, and eject command.

CHARACTER SET

The basic printer attachment provides 62 print characters plus blank. This does not include the special dash used by the ledger card device.

The chart below shows the normal EBCDIC code used to print the basic character set (a wedge in the corner of the block denotes a character in the basic set). All other blocks show the fold (bits 0 and 1), or what will print



Note 1, Code XX101010 will print a special dash used by the ledger card device for ID marks and line finder marks.

LOAD I/O INSTRUCTION

- The load I/O instruction consists of three or four bytes (three if indexing is used).
- The load I/O instruction selects the matrix printer or the LCD if the device address equals E (hexadecimal).
- Two bytes in storage, addressed by the operand address, are loaded into the destination specified by the N code of the Q byte.

The load I/O instruction is composed of three or four bytes. The first byte is the op code, a Y1 (hexadecimal) which indicates a load I/O operation. The second byte is the Q byte which contains the device address, an M code, and an N code. The third and/or fourth bytes indicate the address of the information to be loaded into the local storage register (LSR), or in the case of a control load I/O indicate the address of a byte in main storage which is bit significant as a diagnostic aid.

Q Byte Description

The upper four bits (bits 0-3) specify the device address of the matrix printer E (hexadecimal). Bit 4 is the M code which is used to determine if the instruction is for the printer (bit 4 = 0), or if it is for the ledger card device (bit 4 = 1). The lower three bits are the N code or the function code.


Operand Address

The operand address of the load I/O instruction can serve one of two purposes. It can contain the address of storage bytes to be stored in the LSR selected for loading, or it can contain the address of the storage byte which is bit significant for diagnostic testing.

Parity and Error Conditions

The load I/O instruction is accepted only if the printer is not busy (except for a control load I/O which is always accepted). A parity error detected by the attachment results in a processor check stop and the processor check light comes on.

LOAD I/O (LIO) INSTRUCTION FORMAT



X means bit can be a "1" or "0".

Print command address register (PCAR)

Locate line address register (LLAR)-(LCD only)

11X

00X

BR0717B

5406 PRINTER ATTACHMENT-Introduction Test I/O Instruction Format (Part 1 of 2)

TEST I/O INSTRUCTION

- The test I/O instruction consists of three or four bytes (three bytes if indexing is used).
- The test I/O instruction selects the matrix printer or the LCD when the device address equals E (hexadecimal).
- The test I/O instruction tests for:

Prin	ter	Ledger card device		
1.	Unit check	1.	Unit check	
2.	End of forms	2.	Last printable lin	
3.	Busy	3.	LCD busy	
4.	Element at left margin	4.	LSR busy	
		5.	Read ID busy	
		6.	Card not aligned	

The test I/O instruction is composed of either three or four bytes. The first byte is the op code, a Z1 (hexadecimal) which indicates a test I/O operation. The second byte is the Q byte which contains the device address, an M code, and an N code. The third and fourth bytes contain the branch to address if the condition tested for is met.

Q Byte Description

The upper four bits (bits 0-3) specify the device address for the matrix printer, E (hexadecimal). Bit 4 is the M code which is used to determine if the instruction is for the printer (bit 4 = 0), or if it is for the ledger card device (bit 4 = 1). The lower three bits (bits 5-7) are the N code which determines the test to be performed.

Branch To Address


The branch to address contains the address to be branched to if the conditions tested for as specified by the N code are met. It is either one or two bytes long depending upon the op code.

Parity and Error Conditions

Odd parity must be maintained in the test I/O instruction. A parity error detected by the attachment results in a processor check stop, and the processor check light comes on.

TNL SN34-0043 to SY34-0022-1 5406 FETMM (6/71) 9-106

TEST I/O (TIO) INSTRUCTION FORMAT



X means bit can be a "1" or "0".

Note. In the case of combined tests, any one of the tested conditions will cause the branch to occur.

BR0718B

LCD TIO Test Condition Description

Unit Check indicates any one of the LCD check conditions as shown in the TIO format diagram.

Last Printable Line indicates (1) that the last allowable print line is positioned at the platen or, (2) all the print lines have been used and the ledger card was ejected from the LCD. A sense I/O instruction must be issued to determine which of the two conditions exist. If the SNS instruction determines that either the card in switch or card out switch is made, condition 1 exists, if neither switch is made, condition 2 exists.

LCD Busy indicates that the LCD is executing an SIO instruction.

LSR Busy indicates:

- 1. A printer chained command is in progress.
- 2. A printer count command is in progress.
- 3. An LCD feed, read ID, and locate next line operation is in progress.
- 4. An LCD feed, read ID, and eject command is in progress and the ID number has not been transferred into main storage.
- 5. An LCD read all line finder marks command is in progress and all the line finder marks have not been read.
- 6. An LCD read back and eject command is in progress and the line finder mark has not been read.
- 7. An LCD index command is in progress.

Note. If the LCD LSR busy condition is true (active), printer and LCD operations cannot be overlapped.

Read ID Busy indicates that the ledger card ID number is being read from the ledger card and transferred into main storage. This condition is present during feed, read ID, and locate; or feed, read ID, and eject operations only. During a read all line finder marks command, read ID busy is active until 43 bytes (the complete card) have been read.

Card Not Aligned indicates that the ledger card is not aligned at the first feed rolls in the LCD. This condition must be present before issuing the following commands: feed, read ID, and locate; feed, read ID, and eject; and read all line finder marks. This test will also cause the LCD I/O attention light to turn on, and raise the LCD card gate if a card is not in the LCD.

5406 PRINTER ATTACHMENT-Introduction Test I/O Format (Part 2 of 2)

5406 FETMM (6/71) 9-106A

5406 PRINTER ATTACHMENT-Introduction Advance Program Level Instruction Format (Part 1 of 2)

ADVANCE PROGRAM LEVEL INSTRUCTION

- The advance program level instruction consists of three bytes.
- The advance program level instruction selects the matrix printer or the LCD when the device address equals E (hexadecimal).
- The advance program level instruction tests for:

Prin	nter	Ledger Card Device				
1.	Unit check	1.	Unit check			
2.	End of forms	2.	Last printable line			
3.	Busy	3.	LCD busy			
4.	Element at left margin	4.	LSR busy			
		5.	Read ID busy			
		6	Card not aligned			

The advance program level instruction is composed of three bytes. The first byte is the op code, an F1 (hexadecimal) which indicates an advance program level operation. The second byte is the Q code which contains the device address, an M code, and an N code. The third byte is not used.

Q Byte Description

The upper four bits (bits 0-3) specify the device address for the matrix printer, E (hexadecimal). Bit 4 is the M code which is used to determine if the instruction is for the printer (bit 4 = 0), or if it is for the ledger card device (bit 4 = 1). The lower three bits (bits 5-7) are the N code which determines the test to be performed.

Application

If the specified conditions tested for do not exist, the operation becomes equivalent to a no-op, and proceeds to the next sequential instruction.

If the specified condition is present, the operation causes the CPU to loop (IR backup) on the APL instruction until the specified condition is no longer present, and then proceeds to execute the next sequential instruction.


Parity and Error Conditions

Odd parity must be maintained in the advance program level instruction. A parity error detected by the attachment results in a processor check stop, and the processor check light comes on.

TNL SN34-0043 to SY34-0022-1 5406 FETMM (6/71) 9-106B

BR0719B

ADVANCE PROGRAM LEVEL (APL) INSTRUCTION FORMAT



X means bit can be a "1" or "0".

Note. In the case of combined tests, any one of the tested conditions will cause an IR backup to occur.

LCD TIO Test Condition Description

Unit Check indicates any one of the LCD check conditions as shown in the TIO format diagram.

Last Printable Line indicates (1) that the last allowable print line is positioned at the platen or, (2) all the print lines have been used and the ledger card was ejected from the LCD. A sense I/O instruction must be issued to determine which of the two conditions exist. If the SNS instruction determines that either the card in switch or card out switch is made, condition 1 exists, if neither switch is made, condition 2 exists.

LCD Busy indicates that the LCD is executing an SIO instruction.

LSR Busy indicates:

- 1. A printer chained command is in progress.
- 2. A printer count command is in progress.
- 3. An LCD feed, read ID, and locate next line operation is in progress.
- 4. An LCD feed, read ID, and eject command is in progress and the ID number has not been transferred into main storage.
- 5. An LCD read all line finder marks command is in progress and all the line finder marks have not been read.
- 6. An LCD read back and eject command is in progress and the line finder mark has not been read.
- 7. An LCD index command is in progress.

Note. If the LCD LSR busy condition is true (active), printer and LCD operations cannot be overlapped.

Read ID Busy indicates that the ledger card ID number is being read from the ledger card and transferred into main storage. This condition is present during feed, read ID, and locate; or feed, read ID, and eject operations only. During a read all line finder marks command, read ID busy is active until 43 bytes (the complete card) have been read.

Card Not Aligned indicates that the ledger card is not aligned at the first feed rolls in the LCD. This condition must be present before issuing the following commands: feed, read ID, and locate; feed, read ID, and eject; and read all line finder marks. This test will also cause the LCD I/O attention light to turn on, and raise the LCD card gate if a card is not in the LCD.

5406 PRINTER ATTACHMENT-Introduction
Advance Program Level Instruction Format (Part 2 of 2)

TNL SN34-0043 to SY34-0022-1 5406 FETMM (6/71) 9-107

SENSE I/O INSTRUCTION

- The sense instruction consists of three or four bytes (three if indexing is used).
- The sense instruction selects the matrix printer or the LCD when the device address equals E (hexadecimal).
- Data from the area specified by the N code is placed in main storage in the location specified by the operand address.
- The sense instruction can be used at any time, whether the printer is busy or not.

The sense instruction is composed of three or four bytes. The first byte is the op code, a Y0 (hexadecimal) which indicates a sense operation. The second byte is the Q bye which contains the device address, an M code, and an N code. The third and fourth bytes specify the area in main storage to store the sense information.

Q Byte Description

The upper four bits (bits 0-3) specify the device address for the matrix printer, E (hexadecimal). Bit 4 is the M code which is used to determine if the instruction is for the printer (bit 4 = 0), or if it is for the ledger card device (bit 4 = 1). The lower three bits (bits 5-7) are the N code.


Operand Address

The operand address of the sense instruction specifies the location in main storage in which to store the sense information.

Parity and Error Conditions

The sense instruction is accepted at any time by the printer. A parity error detected by the attachment results in a processor check stop and the processor check light comes on.

SENSE I/O (SNS) INSTRUCTION FORMAT



Note 1. Status bytes 1 and 2

1	Bit	Status Byte 2 (oper addr -1)	Bit	Status Byte 1 (oper addr)
	0	Count end latch	0	Horizontal cycle check
	1	Print left command	1	Data check
	2	Matrix counter trigger 1	2	Margin check
	3	Matrix counter trigger 2	3	Sync check
	4	Matrix counter trigger 4	4	ROS check
	5	Printer ready	5	Vertical cycle check
	6	SS2	6	Primary carriage EOF
	7	SS1	7	Invalid command

Note 2. Status bytes 3 and 4

Bit	Status Byte 4 (oper addr -1)	Bit	Status Byte 3 (oper addr)
0 1 2 3 4	SSA SS3 Stepper trigger A Stepper trigger B SSZ	0 1 2 3 4	Secondary carriage EOF Matrix output hammer dr 1 Matrix output hammer dr 2 Matrix output hammer dr 3 Matrix output hammer dr 4
5 6	SSY	5 6	Matrix output hammer dr 5 Matrix output hammer dr 6
7	SSW	7	Matrix output hammer dr 7

Note 3. Diagnostic device interface signals

	Bit	LCD Signals* (oper addr)	Bit	Printer Device Signals (oper addr -1)
Ī	0	Skip line SS1	0	5213 printer attached
	1	Skip line SS2	1	Not vertical forms control
Ì	2	Late mark	2	Not bi-directional print feature
1	3	Special tie-off	3	Secondary carriage EOF
1	4	Card alignment SS	4	Not Rm sw 1 slow and not Lm sw 2 stop
	5	Spare	5	Rm sw 2 stop or Lm sw 1 slow
1	6	Spare	6	Primary or secondary forms motion contact
-	7	Stop SS	7	Primary forms emitter advance

*If the LCD is not installed, this byte will be hex 00 with proper parity.

Note 4. Ledger card device status bytes 1 and 2

	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2										
	Bit	Status Byte 2 (oper addr -1)	Bit	Status Byte 1 (oper addr)							
	0	Sense amp 1	0	Sense amp check							
	1	Sense amp 2	1	Card skew check							
	2	Sense amp 3	2	Drive check							
	3	Sense amp 4	3	Read mark check							
	4	Timing pulse	4	Line finder mark check							
1	5	Drive check SS	5	Invalid command check							
	6	Activate LCD feed clutch	6	Card in switch on							
	7	Hold busy SS	7	Card out switch on							

BR0720B

START I/O INSTRUCTION

- The start I/O instruction consists of three bytes.
- The start I/O instruction selects the matrix printer or the LCD when the device address equals E (hexadecimal).
- The start I/O instruction initiates cycle steals to obtain printer or LCD commands.

The start I/O instruction is composed of three bytes. The first byte is the op code, an F3 (hexadecimal) which indicates a start I/O operation. The second byte is the Q byte which contains the device address, an M code, and an N code. The third byte is the I-R byte which contains the control code. The start I/O instruction has only one function, to initiate cycle stealing to obtain commands for the printer or LCD.

Q Byte Description

The upper four bits (bits 0-3) specify the device address of the matrix printer, E (hexadecimal). Bit 4 is the M code which is used to determine if the instruction is for the printer (bit 4 = 0), or if it is for the ledger card device (bit 4 = 1). The last three bits are the N code and are not used for a printer start I/O instruction.

I-R Byte (Control Code)


The I-R byte contains the control code. For the printer, it specifies if the operation to be performed is a serial or a bi-directional print operation. For the LCD, it specifies if a diagnostic read all line finder marks operation, or a normal LCD operation is to be performed.

A control code of XXXXXXX0 specifies a serial print operation or a normal LCD operation.

A control code of XXXXXXX1 specifies a bi-directional print operation or a diagnostic read all line finder marks operation for the LCD.

Parity and Error Conditions

Odd parity must be maintained in the start I/O instruction. If a parity error is detected in the attachment, a processor check stop occurs and the processor check light comes on. Program interlock is effective if a printer busy condition is detected, or if operator intervention is required as indicated by the I/O attention light.



BASIC SIO OPERATION FOR THE PRINTER OR LCD SIO instruction issued to the printer or LCD. Printer or LCD attachment selects LSR PCAR and requests a command cycle steal. The CPU addresses main storage as specified by the PCAR. This will be the printer command byte or the first byte of the LCD command field. Printer Printer Device Command Byte selected Structure Bit **Command Chain** LCD Print Data* Horizontal Tab Right* 2 LCD commands and Horizontal Tab Left* 3 command field formats are shown on page Primary Carriage Skip* 9-403. Element Return Secondary Carriage Index


*Requires a count byte if bit is on.

Primary Carriage Index

Error	Description	Recovery	Notes
Horizontal Cycle Check	A horizontal cycle check will occur if there is no response from the motion contact within 35ms after a horizontal action command was initiated by the attachment (print, tab, or element return commands).	The PCAR is pointing one position beyond the position that failed. If the attachment indicates no other problems, the program may subtract 1 from the PCAR and give a start I/O to retry the same command.	If a horizontal cycle check occurs during a command which had a vertical command included in the same command byte, the vertical command will have been attempted and properly completed, if possible. In this case the recovery routine should involve only the re-issuance of the horizontal command.
Data Check	A data check is a parity check detected by the attachment data register during a cycle steal to obtain a data character. The character in error will not be printed.	To resume operation at the point where the data check occurred use the following procedure.	
	If the character in error was not the last character to be printed, the next sequential character will also have been spaced over by the time the print element comes to rest.	If machine has bi-directional print feature, issue a sense I/O to determine the status of the print left command. If this bit is off, continue with this recovery procedure. If this bit is on, skip to paragraph 3.	
		The PCAR will be pointing at the byte directly to the right (+1) of the count byte of the command that failed. Issue a sense I/O to the PCAR and retain the address. Subtract 2 from it, and issue a load I/O to load the PCAR with the results. The PCAR is now pointing to the command in which the error occurred.	
		Subtract 1 from the originally stored PCAR address to obtain the count address. Issue a sense I/O status to check the status of the 'count end' bit. If it is off, use a value of $(X = 2)$ in the following procedure. If it is on, use a value of $(X = 1)$.	
		Add (X) to the content of the count byte just determined. Issue a sense I/O to the PDAR. Subtract (X) to determine the address of the character in error. Issue a load I/O to load the PDAR with this address.	
		Reposition the print element to the left (X) print positions. The attachment will attempt to print the same character in the correct position, if a start I/O instruction is issued with bit 7 of the IR byte off.	
		If a complete retry of the print operation is desired, use the following procedure.	
		Enter a programmed halt state. Upon depression of START, the element should be positioned at (software) left margin on the next line and the entire print operation retried. This can be a retry of the entire last chained operation called for by the program, rather than a retry of the last physical print function.	
		 Issue a Sense I/O PCAR and retain the address. Subtract two from the address and store the result in the PCAR via a load I/O instruc- tion. This will have repositioned the PCAR to the command in which the error occurred. 	

Error	Description	Recovery	Notes
		Then subtract one from the originally stored PCAR address to obtain the count address. Sense I/O status, and check the status of the "count-end" bit. If it is off, use (X=2) in the following procedure and (X=1) if it is on. Add (X) to the content of the count byte just determined. Sense I/O PDAR. Add (X) to determine the address of the character in error. Load I/O PDAR this address. Reposition the print elements to the right (X) print positions. At this time, if a Start I/O instruction with IR bit 7 "on" is given, the attachment will attempt to print the same character in the correct position. If desired, the complete retry procedure given in paragraph 2 may be used.	
Margin Check	The 'margin check' latch is set, and motion is terminated under the following conditions. If the count byte is not zero when the left margin switch is encountered during a horizontal left count command, or if the count byte is not zero when the right margin switch is encountered during a horizontal right command.	The element should be re-oriented to the (software) left margin. If the left margin status bit is not on, an element return command must be given.	A margin check will not occur on element return commands. At error detection, the PCAR may be pointing at the next command or at the count byte (see Data Check error recovery).
Sync Check	 A sync check can be caused by either of the following conditions. Either less than seven or more than seven horizontal print gate emitter pulses were received from the printer during movement through any character position. The counter keeping track of the stepper motor is not in synchronization with the counter keeping track of the print gate emitter pulses. 	A programmed halt state must be entered and the operator may be given the following options: visually check the print out and continue, use a program check point to restart and reprint only the form in error, or restart the complete job. The recovery procedure may also automatically reposition the print element at (software) left margin on the next line and retry the entire last print operation as per Data Check error recovery procedure 1.	1. When a sync check is detected, it is stored in a hardware latch. The attachment corrects itself, and the operation continues until normal count end. A print command which resulted in a sync check would have been properly completed, but possibly one character may not have been properly printed. Sync checks may occur on all horizontal commands except element return. 2. If a sync check occurs on a tab command, the operator should be encouraged to continue as the recorrect function should be successful almost 100% of the time.

Error	Description	Recovery	Notes
ROS Check	A ROS check is a parity check on one of the seven bytes which make up one print character as it is being read out of the ROS module to be printed. Printing is immediately suppressed and the operation is terminated.	Same as data check,	It is possible that the first portion of the character was printed and error recovery will continue to overprint this portion. Normally this should not cause any harm, and successful retry will complete the character.
	If the character in error was not the last character to be printed, the next sequential character will also have been spaced over by the time the print element comes to rest.		
Vertical Cycle Check	A vertical cycle check occurs when no feedback response is received from the printer within 35ms (120ms on pin feed printers) after a vertical action command was initiated by the printer attachment. This includes primary index, primary skip, and secondary index commands.	Same as Horizontal Cycle Check.	1. If a vertical cycle check occurs during a command which had a horizontal command included in the same command byte, the horizontal command will have been attempted and completed properly if possible. In this case the recovery routine should involve only the reissuance of the vertical command.
			Because either a primary or secondary response will imply carriage motion, it is suggested to issue primary and secondary commands separately.
Invalid Command	An invalid command was issued to the printer attachment. The invalid command will not be executed, the command chain will be broken, and the attachment immediately drops busy.	The contents of the PCAR must be decremented by 1 to point to the command issued. This address should be checked to insure that it is the expected commanded address. If it is, issue another start I/O instruction to retry.	
Data Bus Out Check	A data bus out check is a parity check on data bus out during the compute portion of a CPU cycle which is directly affecting the printer attachment. This includes I-Q, I-R, B cycles, and during printer attachment cycle steals.	None.	The CPU will be forced to a hard halt at the end of the cycle in which the DBO check was detected. The CPU processor check indicator will be turned on.



Chapter 2. Functional Units

INTRODUCTION TO FUNCTIONAL UNITS

Chapter 2 contains the functional units of the printer attachment and the error checking circuits.

The first page of the chapter is a board layout of the printer attachment. It is broken down into cards and contains the following information:

- 1. Card locations.
- 2. Circuits found on that card.
- 3. ALD page reference numbers that describe the circuits found on the
- 4. Card type number. The part number of the card changes each time that the card has an engineering change to it. The card type number, however, always stays the same.

The card location number appears on each page, or section of a page, that describes the circuitry on that card. For example, N2 on a page refers to the DBI assembler.

Symbols

Figures within this chapter contain the symbols: numbers in squares, and letters in circles. These symbols refer to text marked with an identical symbol, that describes the function of the unit marked in the figure.

A2	B2	C2	D2	E2**	F2**	G2**	H2**	J2	K2	L2	M2	N2	P2	Q2	R2	S2	T2	U2	V2
	Printer	Sense		LCD DBI	Cycle	Commands	Last Line		Hori-	Line	Matrix	DBI .	Stepper	SS1	Cycle	Com-	Initial	Pin Feed	٧Z
	Sense	Amplifier		1. LCD	Steal	1. Com-	1. Docu-		zontal	Printing	Controls	1. DBI as-	Motor	SS3	Steal	mands	Selection	Carriage	Miscel-
1	Amplifier	# 1		DBI as-	1. Cycle	mand	ment end		High	1. Bi-direc-	1. ROS	sembler	1. Stepper	SSA	1. Cycle	1. Com-	1. Chan-	SS1	laneous
	Cable			sembler	steal	controls	condition		Speed	tional feature	matrix	2. Pre-	motor	SSZ	steal	mand	nel		
				2. Read	controls	2. Busy	2. LSR and		1. High	leature	2. ROS	drivers	controls		controls	register	instruc-		Channel #1
				1-0	2. Count	3. Drive	cycle steal		speed		latch	a. Print	2. Printer	•	2. LSR	2. Error	tion		# 1
				data as-	end	latch	3. Document		inter- locks		output	ham-	controls	ALD Pages	controls	check-	register		
				sembler	3. LSR	4. Manual	end steal				3. Parity	mers	3. Stepper	PR111	3. Counter	ing	2. DBO		
				3. Pulse	select	eject	K.		2. Double shift		check-	b. Stepper	motor	and	advance	a. Sync	register	ALD Page	
	ALD Page	ALD Page		width	4. Chan-	5. Invalid			controls		ing	motor	shift	PR112 Card Type	4. Fire SS1	check b. Margin	3. DBO	PR123 Card Type	
	PR023	PR131		circuits	nelin	com-			Controls		4. Charac-		and .	3368	5. Fire SS2	check	decode	3376	
A3	B3**	C2	Da	4. Diag-	controls	mand		13	1		ter set		speed controls		1	c. Margin	4. LSR		
AS	Do	C3	D3	nostic	5. Test	check		J3			quar-	-	Controls	Q3	6. Fire SS3	halt	selec-	U3	V3
	LCD	Sense		LIO controls	1/0	6. Error					tering			SS2	7. Fire SSA	d. I/O	tion	Zener	DBI
	Sense	Amplifier				checks			,		5. Print			SSW	8. Clock	check	5. DBI	Power	
	Amplifier	#2		5. Pulse		a. Sense					data			SSX	pulses	e. Unit	gating	Supply	Channel
	Cable			gener-		cell					register			SSY	9. Count	check f. Data	6. Diag-	for ROS	#2
				circuits		b. Align-					6. Print				end	check	nostic		
				6. Sense		ment c. I-O			ALD Pages	ALD Pages	matrix			ALD Pages	controls	g. ROS	LIO		
				cells		check	ALD Pages		PR821	PR411				PR121		check	controls		
			· ·			d. Unit	PR841 and	1	and	and				and		3. Cycle	7. Condi-		
						e. Drive	PR842		PR822	PR412				PR122		check-	tion		
	ALD Page	ALD Page				f. Print	Card Type	į	Card Type	Card Type				Card Type		ing	register		
	PR025	PR132				mark g. Read	6883		3381	3379				3367		a. Hori-			
A4	B4	C4	D4**			g. neau back	H4	J4	K4	L4				Q4		zontal b. Vertical		U4	V4
Meter and	Diag-	Sense	LCD SS			7. Switch				ROS				Busy				Clock	Clock
Tape Cable	nostic	Amplifier # 3	1. Skip line SS1			latches				Matrix Module				1. Busy		4. Magnet gates		O/OUR	Grock
Cable	Tape Input	#3	2. Skip line			a. Card				Module				lines		a. Primary		Channel	Channel
	Card		SS2			gate								2. Reset		motion		#3	#3
			3. Hold busy			b. Card in								lines		contact		(Termi-	
			4. Card			switch								3. Matrix		b. Second-		nator)	
			alignment			c. Card			1					counter		ary motion			
			ALD Pages PR711 and			switch				ALD Page				4. Vertical		contact			
			PR712			d. Card	X X			PR151				option		c. Print			
ALD Page	ALD Page	ALD Page	Card Type			aligned				Card Type					-	drivers			
PR041	PR141	PR133	3366			e. Card	8 8			7737								İ	
A5	B5	C5	D5**			edge	H5	J5	K5	L5								U5	V5
Driver	Integrator	22 Inch	LCDSS			switch f. Edge of												1	
Cable	Cable	Printer	1. Stop			card												DBO Channel	DBO
		1. Motion	2. Drive			g. Last												#4	Channel
		contacts	busy			line												(Termi-	#4
		2. LCD				h. Index	8											nator)	**
		inter-				to last													
		face			ALD Pages	ALD Pages					ALD Pages	ALD Pages	ALD Pages	ALD Pages	ALD Pages	ALD Pages	ALD Pages	·	
1			ALD Pages		PR821	PR811					PR271	PR251	PR241	PR261	PR231	PR221	PR211	į	
		ALD Page	PR721 and		thru	thru					thru	thru	thru	and	thru	thru	thru		
ALD Page	ALD Page	PR641	PR722 Card Type	Card Type	PR825 Card Type	PR815 Card Type					PR275	PR256	PR245	PR262	PR234	PR224	PR216		
_	PR021	3382	3377 %	3385	3384	3383					Card Type 3375	Card Type 3370	Card Type 3374	Card Type 3369	Card Type 3373	Card Type 3372	Card Type 3371		
PR022																			

^{**}Card locations for ledger card device.

PRINTER SINGLE SHOTS

Single Shot One (SS1)

- SS1 is active for a duration of 35 ms.
- It is used to check for mechanical motion (both horizontal and vertical).

SS1 is fired during each command cycle steal. Within 35 ms after it has fired, an electrical pulse must be received from the printer. If no pulse is received from the printer, a horizontal or vertical (depending upon the command) check occurs.


Horizontal Cycle Check

The 'horiz cy inlk' latch is set during the command cycle steal for every horizontal command. At the same time, SS1 is fired. Before SS1 times out (35 ms), the printer must activate the line '+6V right integrated emitter' to reset the 'horiz cy inlk' latch. If this latch is not reset before SS1 times out, a horizontal cycle check occurs.

Vertical Cycle Check

The 'vert cy inlk' latch is set during the command cycle steal for every vertical command. At the same time, SS1 is fired. Before SS1 times out (35 ms), the printer must activate either 'SP prim motion contact' (for a vertical index command to the primary carriage) or 'SP sec motion contact' (for a vertical index command to the secondary carriage) to reset the 'vert cy inlk' latch. If a skip command is issued, a primary vertical emitter signal must be received before SS1 times out. If the 'vert cy inlk' latch is not reset before SS1 times out, a vertical cycle check occurs.

If commands are given simultaneously to both the primary and secondary carriages, only one of them can reset the 'vert cy inlk' latch. Both carriages have motion contacts, but there is only one interlock latch. Therefore, if both carriages receive vertical commands simultaneously, only one of them is checked for motion.




Single Shot One—Overlap (SS1 Overlap)

- SS1 overlap is active for a duration of 120 ms.
- It is used on printers with pin feed platens.
- It is fired at the same time as SS1, and has the same function as SS1.

The SS1 overlap single shot is used only on printers with pin feed platens. The mechanical action in these printers is slower and therefore more time is required to respond to electrical signals. SS1 overlap is fired at the same time as SS1. The result is a 120 ms duration pulse (instead of a 35 ms pulse) to give the printer more time to respond.


SS1 overlap checks for horizontal and vertical cycle checks the same way as SS1 does. Refer to "Single Shot One (SS1)" for a description of how it checks for cycle checks.



Single Shot Two (SS2)

- SS2 is active for a duration of 30 ms.
- It is fired at the end of each command to allow for mechanical settling down of the printer.


SS2 is fired at the end of every horizontal and vertical command to allow for mechanical settling down of the mechanics in the printer. It cannot be fired until SS1 has timed out,



Single Shot Three (SS3)

- SS3 is active for a duration of 600 μ s.
- SS3 is used to gate the print drivers that fire the print hammers.


SS3 is print time. It gates the print drivers to fire the print hammers. It is fired seven times per character.



Single Shot A (SSA)

- SSA is active for a duration of 1.3 to 2.0 ms.
- It starts mechanical motion of the stepper motor by providing the first advance pulse to it.

SSA is used to start the stepper motor. It provides the first advance pulse to it.




Single Shot W (SSW), Single Shot X (SSX), Single Shot Y (SSY), and Single Shot Z (SSZ)

- Settings dependent on the type of printer installed.
- These single shots are used to stop the stepper motor.


	5213 Printe	r 2222 Printer
 SSW is active for a du 	ration of 1.3 ms	1.45 ms
SSX is active for a du	ration of 1.6 ms	1.45 ms
SSY is active for a du	ration of 2.2 ms	2.1 ms
SSZ is active for a du	ration of 4.0 ms	2.8 ms

These four single shots are the stop single shots. They supply the last four advance pulses to the stepper motor. They are fired in sequence (SSW, SSX, SSY, and SSZ). Each one has a longer duration time than the one previously fired. As a result the stepper motor slows down and stops.



BR0727

5406 PRINTER ATTACHMENT—Functional Units Printer Single Shots



INSTRUCTION REGISTER

- The instruction register consists of eight polarity hold latches.
- Latches set determine the instruction and the cycle to be taken by the attachment.
- Latches have active outputs when their inputs are inactive.

The four instruction lines (SIO, LIO, TIO, and SNS) indicate the presence of an instruction in the CPU register. If the printer attachment decodes its device address and a condition code acceptable to the instruction latch set, the instruction will be performed in the cycle that is called for by the instruction register.

2 DATA BUS OUT (DBO) REGISTER

- The data bus out register consists of nine polarity hold latches, eight for data and one for parity.
- All data from the CPU enters the attachment through the DBO register and sets the appropriate latches.
- Latches have active outputs if their inputs are inactive (except for the 5 bit latch which is also used for cycle steal priority.

Eight data bits and one parity bit are transferred to the printer attachment from the CPU by the data bus out (DBO) lines. These data bits are sent to the DBO parity check circuits and to the DBO latches.

The parity check circuits check each data byte sent to the attachment for odd parity.


Data sent over to the DBO lines is set into the DBO register at CPU clock 5 time. At the next CPU clock 5 time, new data is set into the registers or the registers are reset.

3 LOCAL STORAGE REGISTER (LSR) SELECT

- Local storage register select selects printer attachment LSR's (located in the CPU) to obtain print and carriage information, and to modify the LSR's.
- LSR select lines 4 and 6 select the print command address register (PCAR).
- LSR select lines 5 and 6 select the print data address register (PDAR).
- LSR select lines 3 and 6 select the locate line address register.

The LSR select circuitry is used to select the appropriate LSR to obtain print data, a command or a count. After obtaining this data, the LSR is reselected for updating.

▼ 2 **▼** 3



Data Bus In (DBI) Assembler

- The DBI assembler consists of nine latches and a decode circuit.
- It separates all data to be sent to the CPU on DBI into data bits.


All data from the attachment that is to be sent to the CPU is assembled in the DBI assembler and gated out during E-B cycles (with the exception of the force P bits).

SP Gate 1	SP Gate 2	SP Gate 3	SP Gate 4	SP Gate 5	LD Status 3 PR831	LD Status 1 PR831	LD Status 2 PR831	PR021	
SP Horiz Cycle Check	SP Count End	Secondary Carriage EOF	SP SSA	5213 Printer attached	LD Skip Line SS1	LD Sense Amp Check L	LD Sense Amp 1	SP Force DBI Bit 0	Ch Data Bus Ir PR252
SP Data Check	SP Prt Left Cmmd	SP Matrix Output 1	SP SS3	Not Vertical Forms Control	LD Skip Line SS2	LD Card Skew Check L	LD Sense Amp 2	SP Force DBI Bit 1	Ch Data Bus Ir PR252
BP Margin Check	SP Matrix Counter Trigger 1	SP Matrix Output 2	SP Stepper Tr A	Not Bi-directional Printer Feature	LD Late Mark L	LD Drive Check L	LD Sense Amp 3	SP Force DBI Bit 2	Ch Data Bus Ir PR252
SP Sync Check	SP Matrix Counter Trigger 2	SP Matrix Output 3	SP Stepper Tr B	SP Secondary EOF	LD Special Tip-off	LD Read Mark Check L	LD Sense Amp 4	SP Force DBI Bit 3	Ch Data Bus Ir PR253
SP ROS Check	SP Matrix Counter Trigger 4	SP Matrix Output 4	SP SSZ	Not SP Lm Sw 2 Stop and Not Rm Sw 1 Slow	LD Card Alignment SS	LD Line Finder Mark Check L	LD Timing Pulse	SP Force DBI Bit 4	Ch Data Bus Ir PR253
SP Vert Cycle Check	Printer Ready	SP Matrix Output 5	SP SSY	SP Rm Sw 2 Stop or SP Lm Sw 1 Slow	Spare	LD Invalid Cmmd Check	LD Drive Check SS	SP Force DBI Bit 5	Ch Data Bus In
SP Primary EOF	SP SS2	SP Matrix Output 6	SP SSX	SP Primary or Secondary Motion Contact	Spare	LD Card In Switch On	LD Activate LCD Feed Clutch	SP Force DBI Bit 6	Ch Data Bus Ir PR254
SP Invalid Command	SP SS1	SP Matrix Output 7	SP SSW	SP Vert Emit Adv	LD Stop SS	LD Card In Switch On	LD Hold Busy SS	SP Force DBI Bit 7	Ch Data Bus In
								SP Force DBI Bit P	Ch DBI Bit P PR251
				``					

N2

E-B1 Cycle
E-B Not 1 Cycle


N Code 5
N Code 6
N Code 7





STEPPER MOTOR OPERATION

The stepper motor controls the horizontal movement of the print element during printing, tab operations, and element return.

- 1 Advance pulse to motor causes rotor to move.
- 2 Emitter wheel mounted on rotor shaft rotates past the feedback emitter.
- Emitter pulse generated by feedback emitter returns to the attachment.
- 4 Attachment circuitry converts the emitter pulse to MST.
- This pulse is decoded by the attachment circuitry to generate an advance pulse to the stepper triggers.
- The stepper triggers generate another advance pulse to the stepper motor.
- Another feedback emitter pulse is generated and the cycle is repeated.







- 2 The contents of bit positions 2 through 7 of the PDR are converted to ROS inputs. These inputs remain active at the ROS module until the character is printed (for 7 print emitter pulses).
- The ROS module converts the active input lines into the character to be printed.
- The matrix counter advances to a count of one upon receiving the first print emitter pulse.
- The matrix trigger one being on, gates the first of seven outputs per character from the ROS module to the ROS control. Since the character is printed on a seven by seven matrix, the ROS module is gated seven times by the matrix counter (advanced by the seven print emitter pulses).
- The output of the ROS control is checked for the correct ROS parity (odd).
- The print hammer select determines which hammers are to be fired in print position one (for the first vertical row of the character) and sends pulses to the printer to energize the selected print magnets.
- The selected hammers are fired and another print emitter pulse is sent to the matrix counter.

- complete the character.
- PRINT DATA REGISTER (PDR)
- Consists of nine flip latches, eight for the data character and one for
- Retains the data character during printing.

During the data cycle steal the character to be printed is stored in the PDR. The two through seven positions are used to determine the ROS character to be printed. The data character is held in the PDR until the character is printed and is replaced with the next character to be printed during the next data cycle steal.

B READ ONLY STORAGE (ROS) MODULE

- Consists of four modules.
- Translates the output of the PDR into the character to be printed.

The ROS module translates the output of the PDR into a printable character. The ROS module has an active output seven times per character (gated by the matrix counter), once for each vertical row of the seven by seven matrix that forms the character.

MATRIX COUNTER

- Consists of three flip-flop triggers.
- Is advanced by the print emitter.
- Binarily counts to seven to gate the ROS module.

Print position one (printing left to right), or print position seven (printing right to left).


• Resets to zero after counting to seven.

The matrix counter counts the print emitter pulses (seven per character) and gates the ROS module seven times per character. The seven matrix counter pulses must fall within the time that the integrated emitter is active. If not, a sync check occurs.

Print Character

Matrix (7x7)


BR0729A




- The first print emitter pulse causes SS3 to fire which advances the matrix counter to one. With matrix counter one active, 'SP ROS input 1' is activated.
- The decode for an 'H' is stored in the third ROS module. Therefore, print data register latch 4 is active and decodes to select the third ROS module by activating 'SP ROS mod 3 select'. This ROS module stays selected for the entire character.
- The ROS module decodes the first vertical row of the character 'H' to be printed, and selects all of the print hammers.
- All of the hammers fire at SS3 for $600 \mu s$, and the first vertical row of the character is printed. SS3 was actually fired prior to the time that the matrix counter was stepped to one, but the hammers could not respond at this time.
- The second print emitter pulse causes SS3 to fire again. The matrix counter advances to two, and the second vertical row of the character is decoded in the ROS module. This time no hammers are selected.

This procedure is repeated until the matrix counter has advanced to a count of seven, and all vertical rows of the character have been printed. After the seventh print emitter pulse, the integrated emitter falls and a count cycle is requested unless the attachment has reached 'count end'.

BR0730





Note 1: Take cycle steal to get command from PCAR.

Note 2: If required, take a cycle steal to get count from PCAR.

Note 3: Take cycle steal to get print data from PDAR.

Note 4: Commands with count bytes require only one command cycle steal. After the first command, count, and data cycle steals; the sequence is count and data cycle steals until count end is reached.

Horizontal Cycle Check


A horizontal cycle check occurs when a horizontal command (print, tab, or element return) is given to the printer and no feedback response is received from the printer within 35 ms (SS1 time out). The check for this condition is as follows:

- A horizontal command is given.
- SS1 is fired (it is active for 35 ms).
- The 'horiz cy inlk' latch is set.
- The printer should activate 'matrix counter tr1' indicating that mechanical motion has taken place.
- 'Matrix counter tr1' activates 'SP reset horiz cy chk inlk' to reset the 'horiz cy inlk' latch.
- If the response ('matrix counter tr1') is not received within 35 ms, SS1 times out and the 'horiz cy inlk' latch remains set causing a horizontal cycle check.


Vertical Cycle Check

A vertical cycle check occurs when a vertical command (primary index, secondary index, or skip) is given to the printer and no feedback response is received from the printer within 35 ms (SS1 time out). For printers with pin feed platens, a response time of 120 ms is allowed for primary index commands. This is because these printers have a slower mechanical response time. The procedure for checking for vertical cycle checks is as follows:

- A vertical command is given.
- SS1 is fired (it is active for 35 ms). If the command is a primary index command for a pin feed platen printer, SS1 overlap also is fired (it is active for 120 ms).
- The 'vert cy inlk' latch is set.
- The printer should respond with a motion contact pulse. The response
 to a command to a primary carriage activates 'SP prim motion contact'.
 The response to a command to a secondary carriage activates 'SP sec
 motion contact'. These lines active indicate that mechanical motion has
 taken place.
- Either of these lines active resets the 'vert cy inlk' latch. On a skip command, the carriage emitter pulse resets the 'vert cy inlk' latch.
- If these responses are not received within 35 ms (120 ms for pin feed platen printers), the 'vert cy inlk' latch does not reset and a vertical cycle check occurs.



BR0731A



Chapter 3. Operations

INTRODUCTION TO OPERATIONS

Chapter 3 contains detailed flowcharts and timing charts of the operations performed by the printer attachment.


Flowchart

The flowcharts contain three levels of information. By reading down the heavy dark lines, the reader can learn the major objectives of the operation. The second level of information is obtained by reading the information in the boxes that branch off the heavy dark line. The information that is contained in each block in a heavy dark line is explained in the blocks that branch off from it.

The third level of information is contained in the note blocks (open ended blocks) that branch off the second level blocks. Information in these blocks is intended to explain why an action has been performed.

Timing Charts

The timing charts in this chapter are to be used to supplement the information found in the flowcharts.




CPU cycles for addressing: / I-X1 or I-H1 and I-L1. I-Op Cycle I-Q Cycle EB-1 Cycle EB Not 1 Cycle ALD Page 0 1 2 3 4 5 6 7 8 0 1 2 3 4 5 6 7 8 0 1 2 78012345678012345678 Line Title 1 Ch LIO Instruction PR011 2 SP I-O Instruction PR211 3 SP DBOR 012Not3 PR213 Select SP Latch PR214 5 Ch I-O Conditions (A-B) PR216 Note 1 Α If N Code is 01X: 6 SP Control LIO E-B1 Cycle PR215 5C If N Code is 10X: Ch E-B1 Cycle PR211 8 Ch E-B Not 1 Cycle PR211 SP E-B Cycle PR211 10 Ch LSR Select 5 PR215 Select PDAR Ch LSR Select 6 PR215 If N Code is 11X: 12 Ch E-B1 Cycle PR211 13 Ch E-B Not 1 Cycle PR211 14 SP E-B Cycle PR211 15 Ch LSR Select 4 PR215 Select PCAR Ch LSR Select 6 PR215 If N Code is 00X: 17 Ch E-B1 Cycle PR211 18 Ch E-B Not 1 Cycle PR211 19 SP E-B Cycle PR211 SP Select LLAR PR215 Select LLAR € 21 LD LSR Select 3 PR823 22 LD LSR Select 6 PR823


2

Note 1. If a condition code of B is not decoded during the I-Q cycle and the load I/O is not a control load I/O, I-R back up takes place.

1


3





			I-Op Cycle	I-Q Cycle	For Test I/O Instruct CPU cycles for addres I-X1 or, I-H1 and I-L1	
	Line Title	ALD Page	012345678	012345678	01	8 0 1 2 3 4 5 6 7 8
1	Ch TIO Instruction	PR011			1	
2	SP TIO or APL Instruction	PR211				
3	SP IO Instruction	PR211				Ì
4	SP DBOR 012Not3 (Device address)	PR213) 		
5	Select SP Latch	PR214				
6	Ch Condition (A-B)	PR216				1
7	Ch I-R Cycle	PR011				

В



V CPU cycles for addressing: I-X1, or I-H1 and I-L1. I-Op Cycle EB-1 Cycle I-Q Cycle EB Not 1 Cycle ALD Page 0 1 2 3 4 5 6 7 8 0 1 2 3 4 5 6 7 8 0 1 Line Title 78012345678012345678 Ch SNS Instruction PR011 SP I-O Instruction PR211 SP DBOR 012Not3 PR213 Select SP Latch PR214

В

5406 PRINTER ATTACHMENT—Operations Sense I/O Instruction Timing Chart

SP E-B1 Cycle

SP Gate Status 1 or 3

SP Gate Status 2 or 4

SP E-B Not 1 Cycle

6

PR211

PR215


PR211

PR215

5406 FETMM (2/71) 9-307

А

B



2 3 Before taking the I-R cycle a condition code of B must be decoded during the I-Q cycle and sent to the CPU. If condition code B is not decoded, I-R back up will occur; that is I-Op I-Q, and I-R cycles will be taken until a condition code of B is de-1. Examine control coded and sent to the CPU. code. If Bit 7 is 0, it will be a serial print operation. If Bit 7 is a 1, it will be a bi-directional PR214 If a 1 is detected operation. in Bit 7, at 'SP Activate 2. Request a cycle clock 5C' the 'SP selected steal. 'line prt mode' SIO I-R cycle'. latch is set. I-R PR261 Cycle Activate command request'. PR231 Set the 'Cmd req' latch at 'SP clock 7B' PR231 This line active At 'SP clock 6', activates 'SP chan activate 'Ch 1 cyc steal req 5' priority request bit 5'. to request a cycle steal from the CPU. **End of Operation** 1/0 1/0 Start I/O I-Q Byte Condition Condition A Condition B Incorrect DBO Parity Device address not recognized or N 0 field invalid. Correct Device DBO address Rejected 0 Parity recognized Start I/O and N field Accepted 0 valid

0

0

SIO I-R Byte,

and I-O Cycle Condition Incorrect DBO Parity


Correct DBO Parity


W	3


			I-Op Cycle	I-Q Cycle	I-R Cycle
	Line Title	ALD Page	012345678	012345678	012345678
1	Ch SIO Instr	PR011			ĺ
2	SP DBOR 012Not3	PR213	(decode devic	e address)	
3	Select SP Latch	PR214			
4	Ch I-O Condition (A/B)	PR216			
5	SP Selected SIO I-R Cycle	PR214			
6	SP Set Cmmd Request	PR261			
7	Bi-directional Print Mode	PR411			
8	Command Request Latch	PR231			7В

8

14







9-310

Stepper Trigger Sequence

 ∇

Forward (right)		Reve (left		
TrA	TrB	TrA	TrB	
off on	off off	off off	off on	} Detent (electronic)
on off off	on on off	on on off	on off off	} Detent (electronic)

3

C 9-310

В

	2	3

ſ					
				78 012345678 0123456	
1	1	Command Steal Latch	PR231	Y. i 🚤	nds Milliseconds
	2	SP SS1	PR233	Clock 6 Clock 7D	
	3	SP Set Stepper Go and SSA	PR224	Clock 6	
	4	Stepper Go Latch	PR241	Clock 6	
	5	SP SSA	PR112	Clock 6	2.0 ms
	6	SS1 Scout	PR243	Clock 3	
	7	SSA Scout	PR243	Clock 3	Clock 3 5
А	8	SP SSA Rise	PR243	Clock 3 5, 7, To	Clock 0
~	9	SS1 Inlk	PR243	Cloc	k 0 6
	10	SSA InIk	PR243	Cloc	k 0 Clock 0
	11	SP Stepper Advance Pulse	PR241	Clock 5 8 (13)	7 22 Rise (R) 23 R 24 R 13 R 22 R 23 R 24 R 13 R 22 R
	12	Stepper A Trigger	PR241	Clock 5	
	\vdash	B Stepper Phase A	PR256	4,11	
	14	+6V Stepper Forward Emitter	PR131		
		Step Scout Latch	PR242		Clock 4 Clock 3
	+	Step Adv Latch	PR242		5, 14 g 16 g g g g g g g g g g g g g g g g g
	17	Step Adv Inlk Latch	PR242		15 15, 17 Clock 0 Clock 0 .
	18	SP Stepper Rise Note 1	PR242		16
	\vdash				Clock 3 to Clock 0 gg g
	19	SP Stepper Fall Note 1	PR242		Clock 3 to Clock 0
	\vdash	SP Allow Shift	PR242		16, 17 16 or 17 Clock 5
	21	Stepper B Trigger	PR241		Clock 5 Clock 5
	22	B Stepper Phase B	PR256		21
	23	B Stepper Phase Not A	PR256		13
	24	B Stepper Phase Not B	PR256		$\overline{22}$

Note 1. Stepper rise is generated by the leading edge of the stepper emitter feedback pulse. Stepper fall is generated by the trailing end of the stepper emitter feedback pulse.

.

В

Detent

Detent

(electronic)

(electronic)

Sequence

Reverse

TrB

off

on

on

off

off

(left)


off


off


on

on


off











W

5406 PRINTER ATTACHMENT-Operations Element Return (Part 3 of 3)

ALD Page 78 012345678 012345678 0 Line Title → Milliseconds Command Steal Latch PR231 Clock 7D Microseconds Clock 5C PR221 Elem Rtrn Latch PR221 Clock 5C 3 SP Horiz Cmmd Clock 5C 4 SP Horiz Left Cmmd PR221 5 SP SS1 Clock 6 PR233 Clock 6 6 SP Set Stepper Go and SSA PR224 Clock 6 Stepper Go Latch PR241 Clock 6 8 SP SSA PR112 2.0 ms A Clock 3 9 SS1 Scout PR243 Clock 3 Clock 3 PR243 10 SSA Scout Clock 3 8, 10, 13 Clock 0 11 SSA Rise PR243 Clock 0 12 SS1 InIk PR243 Clock 0 13 SSA Inlk PR243 14 SP Stepper Advance Pulse PR241 R Fall R 26 ▮ Clock 5 Clock 5 15 Stepper B Trigger PR241 l 7, 14 🖥 16 PR256 B Stepper Phase B **⊢** ≈ 491 usec PR132 17 Stepper Reverse Emitter Clock 3 8, 17 PR242 18 Step Scout Latch Clock 3 Clock 3 19 PR242 Step Adv Latch Clock 0 Step Adv Inlk Latch PR242 20 Clock 0 Clock 3 21 PR242 SP Allow Shift 19, 20 22 Stepper Emitter Rise Note 1 PR242 Clock 3 to Clock 0 23 Stepper Emitter Fall Note 1 PR242 Clock 3 to Clock 0 24 PR241 Clock 5 Stepper A Trigger 25 B Stepper Phase A PR256 В 26 PR256 B Stepper Phase Not B 27 B Stepper Phase Not A PR256 28 SP Integ Emitter PR243


W


	and the state of t	
***	V	į


	Line Title	ALD Page 78 012345678 012345678	
29	+6V Print Right Emitter	PR131	
30	+6V Print Right Emitter	PR131	
31	Print Scout Latch	PR242	Clock 4 Clock 4 8, 30 32
32	Print Adv Latch	PR242	Clock 3 Clock 3 31, 33 31, 33
33	Print Adv Inlk Latch	PR242	Clock 0 Clock 0
34	SP Print Emitter Rise	PR242	32 33
35	SP Advance Matrix Counter	PR233	Clocks 34
36	SP Print Emitter Fall	PR242	$\frac{33}{33}$
37	SP Matrix Counter TR1	PR262	Clock 7
38	SP Matrix Counter TR2	PR262	Clock 7
39	SP Matrix Counter TR4	PR262	Clock 7
40	SP Stepper Hi Speed Latch	PR244	Clock 1 21, 37, 38, 39
41	SP Integ Fall	PR243	Clock 3 to Clock 0

Note 1: Stepper rise is generated by the leading edge of the stepper emitter feedback pulse. Stepper fall is generated by the trailing edge of the stepper emitter feedback pulse.

В







		of transfer	W	2	3	
	Line Title	ALD Page				
31	(SSY time out)				Clock 3 , Clock 0	
32	SP SSZ	PR111				
33	(SSZ time out)				Clock 3 g Clock	< 0
34	SP SS2	PR122	1			30 ms
35	(SS2 time out)		approximately 7 character	rs from the end.		Clock 3 Clock 0

Note 1. Stepper rise is generated by the leading edge of the stepper emitter feedback pulse. Stepper fall is generated by the trailing edge of the stepper emitter feedback pulse.

Α


В


TAB RIGHT OPERATION

The tab right operation moves the print element to the right a number of character positions specified by the count byte. On printers with 22 inch carriages or bi-directional printing, tabs of more than eight character positions begin at high speed. Tabbing at high speed continues until a count of eight is detected in the count byte. At this time the print element is shifted down into low speed to complete the operation.


Printers with 13 inch carriages without bi-directional printing always tab right at low speed.

- During a command cycle steal the 'tab right' latch is set.
- SS1 is fired to check for a horizontal cycle check.
- SSA is fired to start the stepper motor.
- A count cycle steal is requested.
- A count cycle steal is granted and the PCAR is selected.
- The PCAR addresses the count byte and it is modified –1 in the ALU and placed back in main storage.
- The stepper motor moves the print element one character position.
- Count cycles are taken until the count byte equals FF and 'SP count end' is raised in the attachment.






5406 PRINTER ATTACHMENT-Operations Tab Right (Part 2 of 3)







V

TAB LEFT OPERATION

The tab left operation moves the print element to the left a number of character positions specified by the count byte. Tabs of more than eight character positions begin at high speed and continue until a count of eight is detected in the count byte. At this time the print element is shifted down into low speed to complete the operation.


- During a command cycle steal the 'tab left' latch is set.
- SS1 is fired to check for a horizontal cycle check.
- SSA is fired to start the stepper motor.
- A count cycle steal is requested.

А


- A count cycle steal is granted and the PCAR is selected.
- The PCAR addresses the count byte and it is modified -1 in the ALU and placed back in main storage.
- The stepper motor moves the print element one print position.
- Count cycle steals are taken until the count byte equals FF and 'SP count end' is raised in the attachment.


2 3 Tab Left Operation PR222 At 'SP clock 5C' set With 'SP DBOR 3' 1. Decode tab operthe 'tab left' command ation and set active during a command latch. latch. command cycle steal. 2. Fire SS 1 to PR221 check for Activate 'SP horiz horizontal movement of print tab cmmd', 'SP horiz left cmmd', element. 'SP horiz cmmd', and 'SP horiz left 3. Fire SS A to provide an adcount cmmd'. vance pulse to PR224 the stepper triggers and start the stepper At 'SP clock 6' set motor. the 'horiz cyc inlk' With 'SP cmmd steal' active. latch and 'SP fire SS 1'. PR112 An emitter pulse from the printer must Fire SS 1. Active for respond prior to SS 1 35 ms. time out. Otherwise Fire SS A. a horizontal cycle check will occur. PR112 Activate 'SP SS A'. PR241 With 'SP SS A rise' active, provide an Set the 'stepper go' advance pulse for latch. stepper trigger B. PR241 Turn on 'stepper B' To generate a pulse trigger. to start the stepper motor. 9-329

В



5406 PRINTER ATTACHMENT-Operations Tab Left (Part 2 of 3)





5406 PRINTER ATTACHMENT—Operations
Tab Left (Part 3 of 3)


Д


B

PRIMARY SKIP OPERATION

A skip operation can take place only on a primary carriage. Any number of lines from 2 to 256 may be skipped. The number of lines to be skipped is contained in the count byte in main storage (addressed by the PCAR). One count cycle steal must be taken for each line to be skipped. Count cycle steals are taken until the count byte is FF.


- During a command cycle steal the 'prim skip' latch is set.
- SS1 is fired to check for a vertical cycle check.
- A count cycle steal is requested.
- The count cycle steal is granted and the PCAR is selected.
- The PCAR addresses the count byte and it is modified -1 in the ALU and placed back in main storage.
- The attachment generates a pulse to pick the forms magnet in the printer.
- The printer advances the forms one print line.
- The motion emitter in the printer sends a response to the attachment to reset attachment vertical cycle check circuitry.
- Count cycle steals are taken until the count byte equals FF and 'SP count end' is raised in the attachment.








Α


В



















5406 PRINTER ATTACHMENT-Operations Print Operation (Part 3 of 3)

operation.

End of Operation

PR232


26

Ch Inhibit LSR Load

2 3 Ψ I-OP 1-0 1-0 I-Q I-R 1-0 ALD Page Line Title 012345678 012345678 012345678 012345678 012345678 012345678 012345678 012345678 012345678 20 ms 10 ms 10 ms 10 ms PR211 Ch SIO Instr Command Count Steal Data 2 PR211 Ch I-Q Cycle Steal Steal 3 Ch I-O Condition B PR216 4 PR211 Ch I-R Cycle CO P QP СÞ 00 P 5 (DBO) PPBP 6 (DBI) PPBP PBBP SP Select SP PR214 8 SP Attach Reset PR261 PR261 9 SP Attach Busy Clock 8 Clock 7B PR231 10 Command Req Latch Clock 6 Clock 6 Clock 6 11 Ch Priority Request Bit 5 PR231 10 18 28 🚃 Clock 7C Command Steal Latch PR231 12 13 SP Force DBI P Bit PR024 C - Control Code 14 SP Force DBI Bit 7 PR024 P - Priority Assignment Q - Q Byte 15 Cmmd Chained L PR221 B - DBI Bit 7 C0 - Command Byte 16 (LSR select lines) PR232 00 - Count Byte * - Character To Print PR221 (command latches) 17 Clock 7B Clock 8 18 Count Req Latch PR231 12, 17 Clock 7C 19 Count Steal Latch PR231 18 20 Ch Store Data PR232 Clock 3 21 PR232 Ch Binary Subtract 22 SP DBI Req Reset 23 PR011 Ch ALU Carry Clock 5C 24 Count Stop Latch PR234 19 Clock 2 В 25 Count Busy Latch PR234 Clock 6 | Clock 1

19 24 777777





BI-DIRECTIONAL PRINT OPERATION

Printing in bi-directional print mode is accomplished in the same manner as it is in serial print mode. There are two basic requirements that must be met in bi-directional printing. These are:


- 1. All lines to be printed should be of the same length (it is possible with some programs to vary line length).
- 2. When printing from right to left, the count byte must be added (by the attachment) to the PDAR so that the last character in the data field is printed first.


In order to print the last character first (printing right to left only), an initial count cycle steal and data cycle steal are taken. The procedure is as follows:


- Take an initial count cycle steal and place the count byte in the print
 data register in the printer attachment. This count cycle steal is the
 same as any other count cycle steal except that the count byte is not
 decremented in the CPU, and that the count byte is brought over to
 the printer attachment.
- Take an initial data cycle steal and send the count byte from the print data register to the CPU. In the CPU it is added to the PDAR address through the ALU. During this data cycle steal, nothing is brought over to the attachment. The PDAR is not decremented −1, but instead the count byte is added to the contents of PDAR.
- The PDAR is now pointing at the last data character in the print field.
 When printing begins on a normal count and data cycle steal basis,
 the last character in the field is printed. The data field is decremented
 until the count byte goes to FF (data is taken out of storage from right to left, instead of from left to right).


It is important to remember that the above procedure (initialize left operation) takes place only when the print element is at the right hand limit. Also, the right hand limit is variable according to the program. Printing from left to right requires no initial cycle steals.

The following flowchart of the bi-directional print operation shows only the initialize left operation. The actual printing and stepper motor operations are the same as shown in the serial print flowchart, except that the matrix counters must be decoded so that line seven prints first in a bi-directional print operation.









1 - 2 3 1-0 1-0 1-0 1-0 I-R 1-0 Line Title ALD Page 012345678 012345678 012345678 012345678 012345678 012345678 012345678 012345678 012345678 012345678 012345678 012345678 012345678 Ch SIO Instr PR211 Command Initial Count Initial Data Count Data SP Selected SIO I-R Cycle PR214 Steal Steal Steal Steal Steal Clock 2 SP Attach Reset PR261 4 Clock 5 SP Attach Busy PR261 Clock 7B 5 SP Set Cmmd Req PR261 Clock 7B 6 Command Reg Latch PR231 Clock 8C Clock 6 Clock 6 Clock 6 Clock 6 Clock 6 Ch Priority Request Bit 5 PR231 A 13 15 17 19 Clock 8 8 SP Cycle Steal Honored Clock 8 Clock 8 Clock 8 Clock 8 Clock 8 9 Clock 7C Command Steal Latch PR231 Clock 5C 10 PR221 Print Left Latch Clock 7 Clock 7 11 Initialize Left Latch PR411 9, 10 Clock 7 Init Left Inlk Latch PR411 Clock 3 Clock 7B Clock 8C 13 Count Reg Latch PR231 Clock 8 14 Count Steal (initial) PR231 Clock 7C Clock 7B Clock 8C 15 Data Request PR231 Clock 8 Data Steal (initial) PR231 Clock 7C 16 Clock 8C Clock 7B 17 Count Reg Latch PR231 Clock 8 18 Count Steal Latch PR231 Clock 7C Clock 7B 18 Clock 8C 19 Data Request Latch PR231 Data Steal Latch PR231 Clock 7C Clock 5C 14 21 - To Add Count To PDAR (gate count into PDR) PR274 22 (gate count into DBI) PR251 Clock 3 To Decrement PDAR -Clock 7 Decrements Count Byte-23 SP Force Binary Subt PR024 To Increment PCAR Decrements PDAR 24 PR024 SP Force DBI Bit 7 Clock 3 Clock 1 Clock 3 Clock 6 В Ch Inhibit LSR Load PR232 25 Clock 1 Clock 1 Clock 7C Clock 8 Clock 8 26 Ch Store Data PR232

Chapter 4. Introduction

LEDGER CARD DEVICE ATTACHMENT

The ledger card device (LCD) attachment contains the logic circuits to control all LCD operations. The LCD attachment responds to LCD program instructions, requests cycle steals from the CPU, controls the resulting I/O cycle, error checks, and provides status information about the LCD attachment to the program.

The LCD attachment is a standard feature for the 2222 Printer. It is located in the printer attachment board (A-A2) and shares considerable circuitry with the printer attachment.

Program instruction format and device codes (E hexadecimal) are the same for both the printer and ledger card device. The M code of an instruction determines the device selection. An M code of 0 selects the printer, and an M code of 1 selects the LCD.


There are three local storage registers used by the LCD attachment, two of the three are shared with the printer.

Ledger Card Format

The ledger card format is shown in the illustration to the right. Print positions 215 through 220 are reserved for line finder and ID number marks. No printing other than these marks should occur beyond print position 214. Marks are printed on the card by the printer under program control. Refer to page 9-102 for further information on print marks. Each printed line must have a line finder mark or the line will be overprinted when the card is reinserted into the LCD.

ID Number

Each digit of the ID number is encoded on the ledger card as a 8-4-2-1 bit code. Bit values are determined by the way they are arranged and printed on the card as shown.



Each digit of the ID number requires two lines to encode it.

Ledger card dimensions

Maximum Minimum


Length 11 inches 8 inches

Vidth 14 inches 6 inches

Margins

Top 1 inch
Bottom 833 inches

Ledger card shown printing side up



BR2501

Indicators and Controls

There is one indicator and one manual control for the LCD. The indicator is the LCD I/O attention light on the keyboard console. It lights when a ledger card can be inserted into the LCD and turns off when the LCD operation starts.

The card eject switch, located on the printer cover (to the right of the LCD input chute), is the only manual control. When the card eject switch is operated, it causes a ledger card in the LCD to be ejected. This switch is interlocked to prevent a manual eject operation if a program initiated operation is in progress at the printer or LCD.

Local Storage Registers

There are three local storage registers assigned to the LCD attachment. They are the print data address register (PDAR), print command address register (PCAR), and the locate line address register (LLAR).

The PCAR and PDAR local storage registers are shared with the printer. If printer and LCD operations are overlapped, care must be exercised to prevent changing an LSR address before an operation is complete. The PDAR contains the address of the main storage location where LCD data (ID number) is stored. The PCAR contains the address of the main storage location where the command field (a control field) for the LCD is located.

The locate line address register (LLAR) is not shared with the printer. This register is used for two LCD operations: feed, read ID, and locate; and index. This register contains the main storage address of a two byte field that is used as two separate decrementing counters. This field is initialized to 110E (hexadecimal) at the start of an LCD operation.

Program Instructions

There are four program instructions for the LCD: load I/O (LIO), test I/O (TIO), sense I/O (SNS), and start I/O (SIO).

Load I/O instructions load the LSRs with an address in main storage where data and control fields for the LCD are located. A control LIO instruction is available for diagnostic testing of the LCD attachment under program control.

Test I/O instructions test the LCD attachment for operation status. It also prepares the LCD to accept a ledger card before an LCD operation is started. Sense I/O instructions can store the address in an LSR at a main storage

location, or sense the error and status conditions in the LCD and transfer the results into main storage.

Start I/O instructions perform only one function, to start an LCD operation. An LCD start I/O instruction does not have any control information to determine what operation the LCD is to perform (except for diagnostic operations). The start I/O causes the LCD attachment to request a cycle steal to obtain the necessary control information from a control field located in main storage.

The format of these instructions is the same as for the printer. Refer to pages 9-105 through 9-109 for further description and format illustrations.

Ledger Card Device Operations

The LCD can perform the following six operations.

- Feed, read ID, and locate next print line
- Feed, read ID, and eject
- Read all line finder marks
- Read back and eject
- Index
- Eject

Feed, Read ID, and Locate Next Print Line

This operation causes the LCD to:

- Feed the ledger card into the LCD.
- Read the ID number from the ledger card and transfer it into main storage.
- 3. Feed the ledger card until the next available print line is positioned at the printer platen and stop the card feed.

Feed, Read ID, and Eject

This operation causes the LCD to:

- 1. Feed the ledger card into the LCD.
- 2. Read the ID number from the ledger card and transfer it into main storage.
- 3. Feed the ledger card through the LCD and eject it into the LCD stacker.

Read All Line Finder Marks

This operation causes the LCD to:

- 1. Feed a ledger card into the LCD.
- Read the line finder marks (if any) printed on the ledger card. Each mark is read twice, once as it passes the lower sense station (sense cell 3) and again when it passes the upper sense station (sense cell 4).
- Generate a data byte for each two lines read from the card. By bit assignments within each byte, indicate if a line finder mark was read and what sense station it was read from. Transfer the data byte to main storage.

Read Back and Eject

This operation causes the LCD to:

1. Start ejecting the card from the LCD. (Note, the card was stopped with the last printed line positioned at the platen when this operation started.)

- 2. Read the line finder mark that was located at the platen when this operation started as it passes sense cell 4.
- Indicate if the line finder mark was read by (1) ejecting the card from the LCD, or (2) if the line finder mark was not read, stop the LCD feed and indicate a read mark check.

Index

This operation causes the LCD to move the ledger card to the next sequential print line.

Eject

This operation causes the ledger card to eject from the LCD into the LCD stacker

A *programmed* eject is started when an LCD start I/O instruction is issued and the command field in core is an eject.

A *manual* eject is started when the card eject switch is operated. This operation can not be started if a program initiated operation is in progress at the printer or LCD.

The card eject switch must be held in its operated position to eject the card. The manual eject operation will stop as soon as the switch is released.

Commands

LCD operations are not performed directly by issuing program instructions to the LCD attachment. All LCD operations are divided into one or four smaller instructions referred to as commands. Commands are one byte in length and are located in main storage. The command or group of commands required to perform one operation is referred to as a command field. The address where the first byte of the command field is located in main storage is loaded into the PCAR LSR, before the beginning of an LCD operation.

Some commands require an additional control byte, called a count byte. Count bytes are used as a decrementing counter and determine how long a command instruction is to be executed. If a count byte is required, it must immediately follow the command byte it is associated with.

Commands are accessed by the LCD attachment by requesting cycle steals from the CPU and addressing the LSR (PCAR) that contains the command field address. As each command enters the LCD attachment, it sets a register that gates the attachment to control the LCD and perform the command. If the command has a count byte, the LCD attachment executes the command until the count byte decrements to FF (hexadecimal). Each byte in the command field is executed, in sequence, by the LCD attachment until the end of the command field is reached.

There are eight LCD commands. Their bit codes, the function they perform, and if they require a count byte, is shown in the following illustration.

Command name	Bit code	Count byte required and if so, its value.	Function
Eject	00	No	Eject the ledger card from the LCD.
Index	01	No	Move the ledger card to the next sequential print line. If the bottom edge of the ledger card is above the lower sense station, decrement the OE byte of the 110E field 1 for each index command issued.
Read mark eject	02	Yes-08 (count of 9)	Start the LCD card feed. When the line that was positioned at the printer platen when this command was issued passes sense cell 4, see if a line finder mark was read. If a line finder mark was read, eject the card. If no mark was read, set a read mark check.
Sense amp check	03	Yes-05 (count of 6)	Instructs the LCD attachment to check the lower sense cells in the LCD for an operational status. If they are not functioning correctly, a sense amp check is set.
Card skew check	04	Yes-00 (count of 1)	Instructs the LCD attachment to check sense cells 1, 2, and 3 for an inactive condition. If any of the cells are active after the 7th line feed, set a card skew check.
Locate ID	05	Yes-04 (count of 5)	Instructs the LCD attachment to feed the top edge of the ledger card 6 line spaces above the lower sense station. This moves the top margin of the ledger card above the cells and in a position to start reading the first printed line where the ID number begins.
Read ID and locate	06	Yes-13 (count of 20)	Instructs the LCD attachment to read the 20 line ID number (10 digits) and at the same time, search for missing line finder marks. When 2 missing line finder marks are found in succession, start decrementing the 11 byte of the 110E field at the LLAR address.
Read ID and eject	07	Yes-13 (count of 20)	This operation is the same as read locate except the LCD attachment does not check for line finder marks. The ledger card is ejected after reading the ID number.

BR2503

Command Field Formats

The commands required for each LCD operation, their sequence and count byte relationship is shown in the following illustrations. The LCD commands for each operation are fixed and must be issued as shown.

Feed, read ID and eject 1 2 3 4 5 6 7 8 0 3 0 5 0 4 0 0 0 5 0 4 0 7 1 Cmmd Count Cmmd

Card skew

check


Locate ID

Read ID


and eject

Feed, read ID, and locate next print line


check




Read all line finder marks




Read mark and eject



Index



Eject



BR2504

9-403

9-404

General Operation of the LCD

The program is responsible for:


- 1. Generating the command field for the operation to be performed.
- 2. Loading the LSRs.
- 3. Loading the next printable line and the last printable line counters with the 110E value if the operation is a feed, read ID, and locate.

The last program instruction, before starting a feed, read ID, and locate; feed, read ID, and eject; or a read all line finder marks operation, is a TIO for card not aligned. This instruction causes the LCD to raise the card gate and light the LCD I/O attention light on the keyboard console, indicating that a ledger card can be inserted into the LCD. The program will *loop* on the TIO instruction until a ledger card is inserted into the LCD and is aligned at the pinch point of the first feed rolls. When the card is properly aligned within the LCD, the TIO instruction for card not aligned is unconditioned and the program performs an LCD SIO instruction.

One of three operations can be issued to feed the ledger card into the LCD: feed, read ID, and locate next print line; feed, read ID, and eject; or read all line finder marks. Each of these operations synchronizes the LCD attachment, the ledger card, and the LCD with each other when the ledger card is aligned at the first feed rolls in the LCD. From this point on, the LCD attachment is kept in step with the LCD timing pulses received from the LCD. Each timing pulse is generated on a line for line basis. The LCD attachment uses this signal to request cycle steals from the CPU, to access the command field, and to decrement the count bytes. As each count byte is decremented to FF (hexadecimal) the next command byte is accessed. This action continues until the command field has been executed. It is important to recall the mechanical layout of the LCD and the ledger card format to understand the command field function.

Next Printable Line and Last Printable Line Detection

A two byte field, addressed by the LLAR, is used as two separate decrementing counters to detect the next printable line and the last printable line on the ledger card. The format of the field is shown below.



The first byte is the locate line counter and contains the value of 11 (hexadecimal) at the start of an operation. Its purpose is to cause a feed of 18 line spaces after the LCD attachment detects the next available print line.

The reason for this delay is because the lower read station, where the line finder marks are sensed, is 20 line spaces from where the next line should stop at the printer platen. In addition, the LCD attachment must sense 2 missing line finder marks in succession before the attachment recognizes the next printable line. Therefore the locate line counter equals 17 (decimal) to cause a 20 line lapse. (Two lines for missing line finder marks plus one timing pulse to decrement the 11 byte (hexadecimal) to FF.)

The 11 (hexadecimal) value is decremented with each LCD timing pulse, after the two missing line finder marks are detected, until the count becomes FF (hexadecimal). This value generates a control signal to stop the LCD feed. The actual value in byte one will be FE (hexadecimal) when the operation is complete.

The second byte contains the value of OE (hexadecimal), and is the last printable line counter. When the OE byte decrements to FF (hexadecimal), it generates a signal that may be sensed with a TIO instruction. When the bottom edge of the ledger card passes the lower read station, the OE byte is decremented with each timing pulse. In this manner, when 14 line spaces have passed after the bottom of the ledger card was sensed, the last printable line is positioned at the printer platen. (The actual distance between the lower sense station and the platen is 20 linespaces, but allowance must be made for the 5 linespace margin at the bottom of the card plus 1 for decrementing the count to FF.)

Note, the 110E value must not be reinitialized for an index operation because the last printable line count would be invalid.

Line Finder Mark Detection

A line finder mark is printed at the end of each printed line. The LCD attachment uses the absence of line finder marks to detect the next printable line on the ledger card. Two conditions are checked for by the LCD attachment during line finder mark detection.

- 1. The line finder mark printed at the last printed line on the ledger card should not be late in relation to the LCD emitter pulse. If this condition is detected, an extra line space must be skipped before the ledger card is stopped at the printer platen to prevent overprinting of lines on the ledger card.
- If an extra line space is skipped because a line finder mark is detected
 late, the attachment checks that the last printable line has not been
 detected. This is to prevent the skipped line from being stopped beyond the last available print line on the ledger card. If this condition
 exists, the ledger card is ejected from the LCD.

Error Detection

The LCD attachment checks for six error conditions during LCD operations. If any of the LCD errors are detected, the LCD card feed is stopped and a status condition is generated to indicate which error occurred. For LCD error conditions and their description, refer to page 9-523.

Chapter 5. LCD Functional Units

This chapter divides the LCD attachment circuits into seven major units.

- LCD pulse generate and sense cell latches
- Command control, diagnostic LIO control, and LCD attachment resets
- DBI assembler and channel in controls
- Cycle steal and LSR selection
- Read ID data assembler
- LCD controls
- LCD attachment error conditions

Each unit contains second level diagrams showing the interconnection with other units and ALD references. Some units contain simplified diagrams and timing charts.

Signal lines on the second level diagrams are labeled to indicate where the signal originates. 9-XXX numbers refer to pages within this manual where the source of the signal is located. PRXXX references are to printer attachment ALDs where the signal is generated but is not shown in this manual. Clock signals are not referenced.

The timing charts are for instructional use only, to show overall signal relationship. For exact timing references, refer to the ALDs.

The complex units are explained in detail. Objectives only are given for units that are basically self-explanatory.


A data flow diagram is included at the beginning of this chapter. It shows the relationship of the functional units and serves as an index to locate the page where the functional unit is described.

Printer circuits that are shared with the LCD attachment are shown in the printer chapters 2 and 3. Refer to pages 9-202, 9-204 and 9-211 for the major units.

Refer to page 9-202 for the LCD and printer attachments board layout.

LCD ATTACHMENT-Functional Units
Introduction to Functional Units

TNL SN34-0043 to SY34-0022-1 5406 FETMM (6/71) 9-501



LCD PULSE GENERATE AND SENSE CELL LATCHES

This functional unit:

- Receives signals from the LCD.
- Synchronizes and shapes signals for the LCD attachment.
- Detects missing or late line finder marks.
- Generates timing gates.
- Contains the sense cell latches.

Pulse Shaping

Signals from the LCD to the LCD attachment, and LCD single shot output signals are passed through pulse shaping logic. Pulse shaping:

- 1. Insures an input signal is at least clock 3 through clock 0 time in length to distinguish between a desired signal and electrical noise on the signal line.
- Synchronizes the input signal to the LCD attachment clock times.
 This results in the input signal starting and ending at definite clock times
- 3. Breaks input signals, that are long in duration, into pulses that indicate a change in signal status.

Each signal line that requires pulse shaping, is fed into a circuit containing two polarity holds. The manner in which the polarity holds operate to shape a signal is shown by the timing chart on this page.

LCD Emitter Pulse

This signal is generated midway between clutch ratchet teeth whenever the LCD feed clutch is energized. The first emitter pulse occurs approximately 30 ms after the feed clutch is energized and approximately 14 ms thereafter. Timing pulses are shaped by the pulse shaping circuits, and result in a signal that is clock 3 through clock 0 in duration. LCD timing pulses control the LCD attachment on a line for line basis.


Sense Cell Latches

There are four sense cell latches, one for each of the LCD sense cells. These latches are set when a sense cell detects a mark on the ledger card and are reset at the end of each LCD timing pulse.

Single Shots

Six single shots develop timing gates in the LCD attachment. The purpose of each single shot is as follows:

- LD stop single shot produces a pulse 2 ms after each LCD timing pulse. Its output is the LD stop pulse and is the final condition to reset the LCD drive latch and stop the LCD feed clutch.
- 2. LD skip line single shot 1 and LD skip line single shot 2 are used together to generate a gate 10.5 ms after each LCD emitter pulse. This gate conditions the LCD attachment to define any line finder mark sensed after this gate is active, as late. LD skip SS1 is fired by each LCD emitter pulse; its only function is to fire LD skip SS2. Two single



BR2506

- shots are needed because of single shot recovery requirements.
- 3. LD drive check single shot generates a 45 ms gate to set the drive check latch if an LCD timing pulse is not sensed at the LCD attachment within 45 ms after a feed instruction is issued to the LCD. This is to insure mechanical motion was started after a feed instruction was issued. The LD drive check single shot is fired at the start of each SIO instruction.
- 4. LD hold busy single shot is fired whenever the LCD drive latch is reset. This prevents the LCD attachment busy signal from becoming inactive until 55 ms after an LCD feed operation has ended. This delay is to allow mechanical motion to stop before another operation is issued to the LCD.
- 5. LD card alignment single shot is fired when a ledger card is aligned at the pinch point of the first feed rolls and transfers the card in switch. The card alignment single shot generates a gate to prevent an LCD feed operation from starting until 250 ms after the card in switch has transferred. This is to insure that the ledger card is fully aligned at the pinch point of the first feed rolls before card feed begins.

Line Finder Mark Detection

The latches: late gate, late mark, 1st miss, 2nd miss, and skip line function together to provide line finder mark control to the LCD attachment.

Refer to the timing chart on page 9-505 for the timing relationship of these latches.

Late gate latch conditions the late mark latch 10.5 ms after each LCD timing pulse. If a line finder mark is sensed before the late gate latch is

reset, the late mark latch is set to indicate that a line finder mark was detected late.


First and second miss latches indicate the number of line spaces on the ledger card that were read and no line finder marks were found. Two missing line finder marks in succession is a signal to the LCD attachment to stop the LCD feed after feeding 18 more line spaces. (Unless the last line finder mark was late, feed 19 line spaces before stopping the card feed.) This positions the next printable line on the ledger card at the printer platen. The skip line latch is set, if the last line finder mark read was sensed late to cause the extra line feed.

LCD Card Position Detection

The card-in and card-out switches in the LCD, set latches in the LCD attachment. After pulse shaping, these signals control the LCD attachment in regard to card position within the LCD. 250 ms after the card in switch latch is set, the card alignment latch is set to indicate that a ledger card is positioned at the pinch point of the feed rolls and a card feed operation can begin.

The card gate latch activates the LCD card gate, and controls when a ledger card can be inserted into the LCD. This latch is set by an LCD TIO instruction for card not aligned.

LCD ATTACHMENT-Functional Units
LCD Pulse Generate and Sense Cell Latches (Part 1 of 4)







Chart 1 shows the normal sequence for line finder mark detection, and is the time base for the other 4 charts. Charts 2, 3, 4, and 5 are ending sequences for 4 different line finder mark patterns.

W



*Refers to a signal line to or from the LCD.

9-507

2 \blacksquare 3 LD DBOR 7 LD DBOR 6 LD DBOR 5 (from printer PR212) Read Eject (07)X = line active XXX PH 0 = line inactive LD Read-Locate or Read-Eject (06) Read-Locate X X O PH Read-Mark or Read Locate or Read-Eject Any Count Command (05) Locate-ID A Command X O X PH Chained LD Command Chained Latch FL LD Clock 7 Card Skew Check 9-508 LD System Reset X 0 0 PH OR 9-515 LD Cmmd Steal L LD Check Reset PR261 SP Check Reset (03) Sense Amp Check or Attach Reset 0 X X PH SP Clock 2 PR814 Read Mark Check 9-204 SP LCD Selected I-R Cycle LD Attach Reset 0 X 0 PH PR812 **Eject** (00) 0 0 0 PH PR216 SP System Reset LD System Reset Index PH SP DBOR 0 LD Diag System Reset SP Select LCD 9-515 LD Last Printable Line SP Ctrl LIO EB1 Set-Reset PR811 LD Clock 5C LD Diag Sense Cells Off PH 9-515 LD Command Steal Latch SP DBOR 3 LD Attach Rst Pwd 1 AR From Printer 9-508 LD System Reset PR211, PR212, В PR812 PR214 LD Diag Card In Switch PH SP DBOR 5 LD Attach Rst Pwd 2 AR LD Diag Card Out Switch SP DBO 6 PH PR821 LD Attach Rst Pwd 3 AR PR834 PR832

^{*}Refers to a signal line to or from the LCD.

COMMAND CONTROL, DIAGNOSTIC LIO CONTROL, AND LCD ATTACHMENT RESETS

This functional unit:

- Contains the command register and its controls.
- Contains the control LIO (diagnostic) register.
- Shows the LCD attachment reset.

Command Register


- Sets during a command cycle steal when a command byte is on the DBO.
- Output is fed into a decode network to group similar commands, and set the command chained latch if there are additional commands in the command field for the specific operation.
- Gates the LCD attachment to perform one of eight commands.

Diagnostic Control Register and Reset Network

- Sets during the EB1 cycle of a control LIO instruction.
- Simulates LCD attachment signals with polarity holds set from the DBO lines during a control LIO instruction.

The LCD attachment reset network prepares the LCD attachment for an operation by conditioning the latches in the attachment to specific set or reset states.

TNL SN34-0043 to SY34-0022-1



TNL SN34-0043 to SY34-0022-1

DBI ASSEMBLER AND CHANNEL IN CONTROLS

This functional unit:

- Gates LCD attachment data and status bytes onto the DBI.
- Generates constants for LSR address and storage modification.
- Controls the I/O condition B response to SIO and TIO instructions.
- Controls the LCD I/O attention light on the keyboard console.

LCD ATTACHMENT-Functional Units
DBI Assembler and Channel In Controls (Part 2 of 2)

TNL SN34-0043 to SY34-0022-1 5406 FETMM (6/71) 9-511

CYCLE STEAL AND LSR SELECTION

This functional unit:

- Requests cycle steals from the CPU.
- Selects one of the three LSRs assigned to the LCD attachment.
- Controls the channel ALU binary subtract line.
- Can prevent a constant, placed on the DBI, from modifying an LSR address.
- Indicates when a count byte, or either byte of the 110E field, has decremented to FF.
- Indicates when the last printable line on the ledger card has been detected
- Indicates when the last count byte of a command field has been processed for the operation in progress.
- Detects when the bottom edge of the ledger card is past the lower sense cells.

Cycle Steal Requests and Cycle Steal Cycles

Cycle steal requests are made by the LCD attachment to access the LCD command field, the LCD data field, and a field that contains two one-byte counters. All fields are located in CPU main storage. The need for an I/O cycle is indicated when the LCD attachment sets a request latch. When the CPU acknowledges the request, a second latch is set in the attachment to gate the use of the I/O cycle. Timing charts showing most of the LCD cycle steal functions may be found on pages 9-516 and 9-517. The purpose of each LCD cycle steal is as follows.

Command Requests and Command Steal Cycles

Command requests are made by the LCD attachment to access the command bytes in the command field and set the LCD attachment command register. During this cycle:

- The PCAR LSR is selected.
- When the command byte is on the DBO, set the LCD command register.
- Check that the command byte is valid.
- If the command byte is not the last one of the command field, set the command chained latch.
- 5. Increment the PCAR address by one.

Count Requests and Count Steal Cycles

Count requests are made to decrement the count byte. During this cycle:

- 1. The PCAR LSR is selected.
- 2. ALU binary subtract is conditioned to decrement the count byte.
- Inhibit LSR load is active to prevent the LSR address from incrementing until the count byte decrements to FF.
- 4. Count end latch is set when the count byte decrements to FF.

When the ID field has been read into main storage, a signal is generated to set the condition latch and activate 'LD read ID end.'

(The last two conditions are dependent on the LCD operations being executed.)

Data Requests and Data Steal Cycles

Data requests are made to transfer into main storage (1) an assembled digit of the ledger card ID number or, (2) during a read all line finder marks operation, a byte that indicates the presence of line finder marks. During this cycle:

- 1. The PDAR LSR is selected.
- The data byte is gated onto the DBI.
- 3. PDAR address is incremented by one.

Locate Line Requests and Locate Line Steal Cycles

Locate line requests are made to decrement the 11 byte of the 110E field. When the 11 byte decrements to FF, stop the LCD feed clutch to position the next printable line on the ledger card at the printer platen. During this cycle:

- 1. The LLAR LSR is selected.
- 2. Decrement the 11 byte of the 110E field by one.
- 3. When the 11 byte decrements to FF, set the LLAR equals FF latch, and if the skip line latch is not set, reset the stop latch.

LSR Plus Requests and LSR Plus Cycles, Document End Requests, and Document End Cycles

These requests are always made in sequence. Their purpose is to decrement the 0E byte of the 110E field in order that the last printable line on the ledger card can be detected. During the LSR plus cycle:

- 1. The LLAR LSR is selected.
- The LLAR address is incremented by one.
- Request a document end steal.

During the document end steal:

- 1. The 0E byte is decremented by one.
- Set the last line latch if the OE byte decrements to FF.
- 3. Decrement the LLAR address by one.

LSR Selection

Cycle steals select an LAR to address one of the three LCD fields in main storage: LSR PCAR address the command field, LSR PDAR addresses the data field, LSR LLAR addresses the field that contains 110E.

Count End Latch

This latch is set whenever a count field has decremented to FF and, depending upon the operation being executed, it may condition the LCD attachment to:

- 1. Set the last line latch.
- 2. Set the count stop latch.
- 3. Decondition the signal 'inhibit LSR load' to allow the address in the selected LSR to increment.
- Request another command cycle steal.

Inhibit LSR Load

When this signal is active, it prevents the CPU from incrementing the address in the selected LSR. An example would be when a count byte is being decremented, the PCAR address must not be changed until the count byte decrements to FF.

Count Stop Latch


This latch is set when the read locate, read eject, or read mark eject command count byte (byte 8 of the command field) decrements to FF. This signals the end of the command field for feed, read ID, and locate; feed, read ID, and eject; or read all line finder marks operations. The output from this latch is a gate to set the condition latch and is one condition to activate the read ID end signal.


Condition Latch

The condition latch determines when to allow LSR plus and document end requests. It is set during a feed, read ID, and locate operation when the count stop latch is set. Note that the condition latch is not reset with the LCD attachment reset signal. This is necessary to prevent the condition latch from resetting when an LCD index operation is issued to the LCD after a feed, read ID, and locate operation.

Read ID End

The 'LD read ID' end signal is active when the ID number, read from the ledger card, has been transferred into main storage. It can only be conditioned during two instructions: feed, read ID, and locate; and feed, read ID, and eject. The condition of this signal line determines the LCD attachment response to an LCD TIO read ID busy instruction.





3

2


W

No. Signal Name Diagram Count Approx Count Steal Approx I-Q I-R Count Req Cmmd Reg LCD Attachment Cycle I-Op Cmmd Req Cmmd Steal Count Req and Count End CPU Clock 9-204 Start I/O Instruction LCD Selected IR Cycle 9-204 LCD Attachment Reset 9-508 -9-520 LCD Attachment Busy 1 9-510 I/O Condition B I_{PA} I_{PA} C I_{PA} Cmmd PA I_{PA} Q I_{PA} Cnt PA I_{PA} Cnt A Data Bus Out (see note 1) PA - 1 LCD Select Latch 9-204 1 10 9-515 Command Request 1 - 1 Priority Request Bit 4 Cycle Steal Honored 12 9-211 9-211 13 Reset Steal Request 9-515 Command Steal I PCAR **PCAR** 1 PCAR 9-515 LSR Selected Increment PCARI-Increment PCARI-Increment PCARI-16 Data Bus In Bit 7 9-510 Decrement count Decrement count 17 Store Data 9-514 1 18 **ALU Binary Subtract** 9-515 Allow PCAR increment **Block PCAR increment** 19 Inhibit LSR Load 9-515 20 Adder Carry 9-515 21 Count End 22 Count Request 9-514 Count Steal 9-514 23 В 9-520 24 Stop Latch Activate LCD Feed Clutch 25 9-520 26 Drive Check SS 9-504 Pulse number references are number of clutch ratchet 1 1st pulse 1 1 12th pulse LCD Timing Pulse 3 to 0 27 9-504 teeth past pinch point of first LCD feed rolls Command Latches 28 9-508 Note 1. PA = Priority assignment Q = Q byte C = Control byte Cnt = Count byte Cmmd = Command byte

1 Ψ 2 3 Signal Name Diagram Approx Count Approx Data Count LCD Attachment Cycle Cmmd Steal Count Req Loc Line Req Data Req Count Req Steal Steal **CPU Clock** LCD Attachment Busy 9-520 Cmmd PA PA PA PA PA PA Data Bus Out (see note 1) PA Cnt PA Priority Request Bit 4 Cycle Steal Honored 9-211 9-211 Reset Steal Request I PDAR LLAR PCAR PCAR PCAR Α LSR Selected 9-515 Increment PCAR — Decrement count Increment PCAR Increment PDAR -Increment PCAR -Data Bus In Bit 7 9-510 Decrement count ___ 9-514 Store Data **ALU Binary Subtract** Block SDR to B Register Block LLAR increment Allow PCAR increment Block PCAR increment -13 Inhibit LSR Load 9-515 . 1 14 Adder Carry 9-515 Count End 1 - 1 1 - 1 - 1 16 9-514 Count Request 1 1 17 Count Steal 9-514 175 1 1 18 Stop Latch 9-520 Activate LCD Feed Clutch 9-520 Pulse number references are number of clutch ratchet 31st pulse 32nd pulse ! 20 LCD Timing Pulse 3 to 0 9-504 teeth past pinch point of first LCD feed rolls. LLAR Request 21 9-514 - 1 22 LLAR Steal 9-514 1 1 23 9-514 Data Request 1 T 1 В 9-514 24 Data Steal 25 Stop Pulse 9-520 55 ms 26 Hold Busy SS 9-504 Set new command 1 Attachment reset or new command -27 Command Latches 9-508 1 -28 Command Steal 9-514 Note 1. PA = Priority assignment Q = Q byte C = Control byte Cnt = Count byte Cmmd = Command byte

LCD ATTACHMENT-Functional Units
Cycle Steal and LSR Selection (Part 5 of 5)

TNL SN34-0043 to SY34-0022-1 5406 FETMM (6/71) 9-51



*Refers to a signal line to or from the LCD.

READ ID DATA ASSEMBLER

This functional unit:

- Assembles each digit of the ID number into an 8 bit byte.
- Decodes a blank in the ID number to 40 (hexadecimal).
- Decodes digits 0 through 9 in the ID number to F0 through F9 (hexadecimal).
- Operates in one of two modes, normal or diagnostic.


The illustration at the right shows the basic operation of the data assembler. The upper part of the illustration shows how the data assembler functions during feed, read ID, and locate; and feed, read ID, and eject operations. The lower part of the illustration shows the data assembler operation for the read all line finder marks operation.

In the operation shown by the upper part of the illustration:

- Two lines are read from the ledger card for each digit in the ID number.
- The 8 and 4 bits are read on odd lines.
- The 2 and 1 bits are read on even lines.
- Marks are read from LCD sense cells 1 and 2.


In the operation shown by the lower part of the illustration:

- The SIO IR cycle set the scan mode latch.
- Line finder marks are read by LCD sense cells 3 and 4.



,





*Refers to a signal line to or from the LCD.

LCD CONTROLS

This functional unit:

- Indicates when the LCD attachment is busy.
- Prevents a manual eject operation when the printer or LCD attachment is busy.
- Contains the LCD feed clutch start-stop circuits.

Busy Latch

The busy latch is set at the start of an LCD start I/O instruction and remains set until after an LCD operation ends, and the hold busy single shot times out.

Manual Eject Latch

The manual eject latch prevents the manually operated card eject switch from starting a feed operation whenever the printer or LCD attachment is busy.

Manual Eject Interlock Latch

While performing a manual eject operation, the manual eject interlock latch:

- 1. Prevents LCD cycle steal requests from reaching the CPU.
- 2. Blocks the I/O condition B signal to the CPU.

Drive Latch and Stop Latch

The stop and drive latches control the LCD feed clutch magnet. The drive latch is set to activate the clutch magnet and start the LCD drive. To stop a feed operation, two signals are needed. One signal controls when the feed operation should end. The second signal is required to drop the armature into the clutch ratchet (at the proper time) to engage the next clutch ratchet tooth. If this precaution is not observed, the armature could fall too late in relation to the next clutch ratchet tooth, to stop the clutch at the desired line position.

In operation, the LCD attachment resets the stop latch to signal when a feed operation is to end, and allow the next stop pulse (emitter pulse) to reset the drive latch to deactivate the clutch magnet.


For an index operation, the clutch motion contact resets the drive latch, allowing only one line space per index instruction.

LCD ATTACHMENT-Functional Units
LCD Controls (Part 2 of 2)

TNL SN34-0043 to SY34-0022-1 5406 FETMM (6/71) 9-521

2

3



LCD ATTACHMENT ERROR CONDITIONS

This functional unit:

- Detects Error conditions.
- Conditions unit check if an error is detected.
- Stops any operation in progress when any error condition is detected.

The LCD attachment checks for proper operation of LCD operations and commands. If an abnormal condition occurs during an operation, one of six error latches is set. Any of the six error conditions will cause a unit check and immediately stops the LCD operation in progress. The LCD check conditions are as follows.

- 1. Sense amp check. This check may be set during the first command for: feed, read ID, and locate; feed, read ID, and eject; and read all line finder marks operations. It insures that sense cells one, two and three are not activated by the leading edge of the ledger card, after the 6th timing pulse of a card feed. Normally the leading edge of the ledger card should cover the lower sense cells 6-1/2 line spaces beyond the pinch point of the first feed rolls.
- 2. Card skew check. This check may be set during the second command for: feed, read ID, and locate; feed, read ID, and eject; and read all line finder marks operations. It insures that the top edge of the ledger card covered the lower sense cells after the 7th line space beyond the pinch point of the first feed rolls. If any sense cell (one, two, or three) is not active, it indicates (1) that the card has not reached the lower read station at the correct time, (2) that the card is skewed in the card path, or (3) one of the sense cells is not functioning correctly.
- Invalid command check. This check may be set during each command steal. It checks for two conditions.
 - a. The first byte of any command field must be 00, 01, 02, or 03.

 The LCD attachment sets the invalid check latch if DBO lines 0, 1, 2, 3, 4, and 5 are active during the first command steal of a command field
 - b. Command bytes 3, 5, and 7 of a command string must be coded 04, 05, 06, or 07. The LCD attachment sets the invalid check latch if DBO line 5 is not active during the 2nd, 3rd, and 4th command steal cycles.

- 4. Drive check. This check indicates that mechanical motion was not started in the LCD after a feed operation was issued. To prevent this check, an LCD timing pulse must be sensed by the LCD attachment within 45 ms after a feed operation was issued to the LCD. At the start of an operation, the drive check interlock latch is set and the drive check single shot is fired. If an LCD timing pulse does not reset the drive check interlock latch before the drive check single shot times out, the drive check latch is set.
- 5. Line finder mark check. This check can be set only during a feed, read ID, and locate next print line operation. It indicates that after two successive line finder marks were found missing (2nd miss latch is set), another line finder mark was sensed at the lower sense station.
- 6. Read mark check. This check can be set during a read back and eject operation. It indicates that the line positioned at the printer platen when the read back and eject operation was issued, did not have a readable line finder mark when that line passed sense cell 4. Sense cell 4 is located 9 line spaces above the printer platen, therefore the check for the line finder mark must be delayed until the ledger card has moved 9 line spaces from the printer platen.

LCD ATTACHMENT-Functional Units

LCD Attachment Error Conditions (Part 2 of 2)

TNL SN34-0043 to SY34-0022-1

5406 FETMM (6/71) 9-523

Chapter 6. Ledger Card Device Attachment Operations

This chapter explains how the LCD operations are performed. LCD instructions load I/O, test I/O, sense I/O, and start I/O are the same as for the printer and are explained in Chapter 3.

Operations are arranged in the following order.

- Feed, read ID, and locate next print line; and feed, read ID, and eject.
- Index
- Read back and eject
- Eject
- Read all line finder marks (diagnostic)

All of the operations except read all line finder marks, are explained in three parts. First the objectives of the operation are given, followed by an operational data flow diagram and one or more timing charts.

Operational data flow diagrams are of the two level type. The boxes connected by a heavy line explain the major functions of the operation. The boxes to the right of the heavy lines and connected by a lighter line, explain the details.

The timing charts show the overall relationship of the signals needed to perform an operation. They are referenced to the functional units in Chapter 5 by listing the page where the logic that generates the signal can be found. A note is included on each timing chart that states the assumptions made about the marks on the card and other pertinent information.

LCD ATTACHMENT-Operations

Introduction to Operations

TNL SN34-0043 to SY34-0022-1

5406 FETMM (6/71) 9-601

FEED, READ ID, AND LOCATE NEXT PRINT LINE; FEED, READ ID, AND EJECT

These operations are similar. Both operations feed the ledger card into the ledger card device and read the ID number from the card into main storage. The difference in operation occurs after the ID number is read from the ledger card.

Feed, Read ID, and Locate Next Print Line

Feed, read ID, and locate next print line checks for line finder marks while feeding the card into the LCD. When two consecutive line finder marks are found missing, the LCD attachment signals the LCD to stop feeding the ledger card when the next available print line is positioned at the platen. If a line finder mark is sensed late (in a position to cause overprinting of a line), the LCD attachment signals the LCD to feed one additional print line beyond the normal stopping point, before stopping the card.

Information can now be printed on the card by the printer, each line must be followed by a line finder mark. An LCD index instruction can be issued to move the ledger card to the next sequential print line. However, the program must check for a last printable line condition (a TIO instruction) before printing to insure that the card has not moved beyond the last available print position on the ledger card.

To remove the card from the LCD, the program can issue either a read mark and eject or an eject instruction to the LCD. For information about these operations, see pages 9-619 and 9-623.

Feed, Read ID, and Eject

Feed, read ID, and eject does not check for line finder marks. After the LCD has read the ID number from the ledger card, the card continues to feed through the LCD and into the stacker.

Before either of these operations begins, the system program must issue LIO instructions to load the local storage registers with the following addresses.


- PCAR with the storage address of the first byte of a command field.
- PDAR with the storage address where the first byte of the ID number is to be read into.
- LLAR with the storage address of a two byte field that contains 110E (hexadecimal). This LSR is used only for the feed, read ID, and locate instruction.

One of the following command fields must be created at the PCAR address

For feed, read ID and locate next print line.



For feed, read ID, and eject.



Next, a test I/O instruction is performed to check for card not aligned. This causes the LCD to:

- Block I/O condition B.
- 2. Light the LCD I/O attention lamp on the keyboard console.
- . Raise the card gate in the LCD so that a card can be inserted.


Note, the TIO instruction should also check for, not unit check, not LCD busy, and not LSR busy.


The LCD I/O attention light on is a signal to the operator to insert a ledqer card into the LCD.


The program does not have to wait until the operations are completely finished to examine the ID number. Even though the LCD is busy, a TIO instruction check for not read ID busy will indicate when the ID number has been transferred into main storage.


After these operations are finished, the program should check for not unit check before starting another operation. If the instruction was a feed, read ID, and locate; not last printable line condition should also be checked for.


If a feed, read ID, and locate next print line instruction is issued to the LCD and the ledger card does not have an ID number, (blank card) the ID data field at the PDAR address will be filled with 40 (hexadecimal) and the ledger card will stop with the first printable line positioned at the printer platen.











3

Signal Name

No.

Diagram

2 3 Starting position of clutch ratchet

9-204 LCD Selected IR Cycle 9-508 LCD Attach Reset 3 9-520 LD Attach Busy 9-520 Activate LCD Feed Clutch 8 9 10 11 12 13 14 15 16 17 5 Timing Pulse Clock 3 to 0 9-504 9-515 6 Command Steal 9-514 Count Steal Assume no line finder marks printed on the card (blank card), there-9-514 Locate Line Steal fore locate line steals begin after the 2nd mark is detected missing. l _1st 9-515 9 Data Steal 10 Adder Carry 9-515 11 Count End Stop Latch 9-520 Card skew check 9-508 13 Command Latches —(reset) -Sense amp check Locate ID field Read ID and locate 9-507 14 Card In Switch 250 ms 9-504 15 Card Alignment SS 9-507 Card Alignment Latch 45 ms 17 I Drive Check SS 9-504 9-507 18 Card Gate Gate down LCD I/O Attention 9-510 8 ms after line 4 9-502 20 **Clutch Motion Contact** | Even | Odd | Even | Odd | 21 9-518 Odd-Even Trigger Leading edge of card covers sense cells 1, 2, and 3 Nominal mark would produce an output here 9-504 22 Sense Amp 1, 2, or 3 Output

1 | | | |

Feed, Read ID and Locate Operation

Sense Amp 1, 2, or 3 Latch

9-504

23

2 3

TNL SN34-0043 to SY34-0022-1

					7		7	7	7	7	7	7	7		7	7	7		Armature Stop
	No.	Signal Name	Diagram		, 														-
	1	Timing Pulse Clock 3 to 0	9-504		18	19	20	21	22	23	24	25	26	27	28	29	30	31	32
	2	LCD Attach Busy	9-520		I	1		1	I	1	I	l	1	1	1	1	l	I	<u> </u>
	3	Activate LCD Feed Clutch	9-520	1	I	I	I	ı	l	1	I	I	I	1	1	1	I	1	1
	4	Count Steal	9-514	7	ī	<u>l</u>	1_	I	1_	I	1_		1_	<u> </u>		<u>l</u>	1	Ī	1_
	5	Data Steal	9-515		l _{3rd}	Ī	4th	Ī	5th	ı	l _{6th}	Ī	l 7th	Ī	8th	I	9th	ī	1 _{10th}
	6	Locate Line Steal	9-514		1_	1		I	1	I		1	Ī	1_	1	1_	1	1_	1
Α	7	Command Count Stop	9-515		1	I	1	ī	1	I	1	I	1	Ī		ı	1	ı	1
-	8	Read ID End	9-515		I	ı	I	1	ı	1	ı	I	I _.	I	I	1	ı	ı	1
	9	Adder Carry			l	1	1	I	ı	1	1	I	I	1	1	I	I	1	1
	10	Count End	9-515		l	I	I	l		1	1	1	I	I	1	I	1	1 -	1
	11	Stop Latch	9-520	_	l	1	I	i	l	I	1	1	l	I	1	I	l		(assume skip line latch was not set)
	12	Stop Pulse	9-504	,	ı	I	i	I	1	1	1	1	i	1	1	I	I	1	1
	13	Command Latches	9-508	Read ID and locate															
	14	Card In Switch	9-507	_	1	l	I	1	1	l	1	1	1	I	1	l	l	I	
>	15	Clutch Motion Contact	9-502	_	1	l	I	ı		1	l	1	l	I		I	1	1 4 4	I
	16	Odd-Even Trigger	9-518	(Odd	Even	l	<u> </u>	l			1	1		!		I	1	
	17	Sense Amp 1, 2, or 3 Output	9-504	7	1	1			i .	1	!	1	!	1		1			
	18	Sense Amp 1, 2, or 3 Latches	9-504		1								1				!		
	19	Document End Condition Latch	9-514		I	1	1	1	1	1	1	1	i	I		ı		I	1
	20	Hold Busy SS	9-504		1	I	1	I	1	I	1	1		1	I	ı	I		55 ms

Feed, Read ID and Locate Operation

Stop ledger card with first print line positioned at the printer platen. A late mark was not detected so that the card stops in a normal manner (no extra line space).

В

Feed, read ID and eject operation

2

-1

 ∇

3

Starting position of clutch ratchet and armature Signal Name Diagram No. LCD Selected IR Cycle 9-204 2 LCD Attach Reset 9-508 3 LD Attach Busy 9-520 9-520 Activate LCD Feed Clutch 4 9-504 5 Timing Pulse Clock 3 to 0 9 10 11 12 13 14 15 16 17 9-515 6 Command Steal 9-514 Count Steal 9-515 8 Data Steal 9 Adder Carry 10 Count End 9-515 11 9-520 Stop Latch Card Skew Check 12 9-508 Command Latches -(reset)-Sense amp check Locate ID field Read ID and eject 13 Card In Switch 9-507 250 ms Card Alignment SS 9-507 14 15 Card Alignment Latch 9-507 45 ms 9-504 16 Drive Check SS 17 9-507 Card Gate Gate down 18 LCD I/O Attention 9-510 19 Clutch Motion Contact 9-502 8 ms after line 4 Even Odd Even Odd 20 Odd-Even Trigger 9-518 Leading edge of card covers sense cells 1, 2 and 3 Nominal mark would produce an output here 21 Sense Amp 1, 2, or 3 Output 9-504 В 22 Sense Amp 1, 2, or 3 Latch 9-504

1 **▼** 2 **▼** 3

N	lo.	Signal Name	Diagram	hummin h
	1	Timing Pulse Clock 3 to 0	9-504	18 19 20 21 22 23 24 25 26 27 28 29 30 31 32
3 4 5	2	LCD Attach Busy	9-520	
	3	Activate LCD Feed Clutch	9-520	
	4	Count Steal	9-514	
	5	Data Steal	9-515	3rd 4th 5th 6th 7th 8th 9th 10th
	6	Command Count Stop	9-515	
	7	Read ID End	9-515	
Γ	8	Adder Carry		
	9	Count End	9-515	Refer to eject operation for ending sequence of this operation (page 9-623).
1	10	Document End Condition Latch	9-514	
1	11	Stop Latch	9-520	
	12	Command Latches	9-508	Read ID and eject
1	13	Card In Switch	9-507	
1	14	Clutch Motion Contact	9-502	
1	15	Odd-Even Trigger	9-518	Odd Even
1	16	Sense Amp 1, 2, or 3 Output	9-504	
	17	Sense Amp 1, 2, or 3 Latches	9-504	

Feed, read ID, and eject operation

B

INDEX

The index instruction moves the ledger card to the next sequential print line. If the bottom edge of the ledger card is above the lower sense station, LSR plus and document end cycle steal requests are made to decrement the 0E byte of the 110E field.

Before starting an index operation, the program should issue TIO instructions to check for: not unit check, not LCD busy, not LSR busy, and not last printable line.

An LIO instruction is issued to:

- Load the LSR PCAR with the command field address. LSR PDAR is not used.
- 2. LLAR must contain the address of the 110E field; the 110E field must not be reinitialized.

Generate the command field 01 at the PCAR address.

LCD ATTACHMENT—Operations Index (Part 1 of 3)

TNL SN34-0043 to SY34-0022-1 5406 FETMM (6/71) 9-615

2 **Armature Starting Position** Stop position Diagram Signal Name LCD Selected I-R Cycle 9-204 LCD Attachment Reset 9-508 9-520 LCD Attachment Busy 9-520 Activate Feed Clutch → 30 ms Timing Pulse Clock 3 to 0 9-504 Command Steal A 9-515 These cycle steal requests are made only if the bottom edge of the ledger card is past the LSR Plus and Doc End Cycle Steals 9-514 lower read station. They decrement the last printable line byte (Byte 0E of the 110E field). 9-515 Command Count Stop 9-515 Read ID End 10 9-520 Stop Latch Index 11 9-508 Reset with attachment reset or next command steal Command Latches 12 Card In Switch 9-507 This signal depends on the position of the ledger card in the LCD. Active 41 ratchet teeth past pinch point of first feed rolls. 13 Card Out Switch 9-507 14 9-504 45 ms Drive Check SS 9-504 15 Hold Busy SS 55 ms

1← 8 ms


Assume ledger card stopped at the 1st print line positioned at the platen before index operation began. This index operation moved the ledger card to print line 2.

9-502

В

16

Clutch Motion Contact



READ BACK AND EJECT

This operation is issued to eject the ledger card from the LCD and check that the last line finder mark (the one that is positioned at the printer platen when this instruction was issued) can be read by sense cell 4 as the ledger card is ejected from the LCD.

After the ledger card feed starts, the command count byte is decremented with each LCD timing pulse. When the count field decrements to FF, the attachment samples sense cell 4 to see if a line finder mark was read at the 9th line after LCD card feed started. If sense cell 4 did not sense a line finder mark, the read mark check latch is set, and the card feed is stopped. If sense cell 4 did read a mark, the card continues to eject from the LCD and into the stacker.


Before starting a read back and eject operation, the program should issue TIO instructions to check for, not unit check, not LCD busy, and not LSR busy.

An LIO instruction is issued to load the LSR PCAR with the address of the command field. LSRs PDAR and LLAR are not used for this instruction


Generate the command field 02 08 at the PCAR address.

LCD ATTACHMENT-Operations
Read Mark and Eject (Part 1 of 3)

TNL SN34-0043 to SY34-0022-1 5406 FETMM (6/71) 9-619



Assume ledger card positioned with print line 1 positioned at the printer platen when this operation was started. A line finder mark printed at line 1 is read at sense cell 4, 9 line spaces later.



EJECT

This operation is issued to eject the ledger card out of the LCD and into the stacker. This operation should only be used after an I/O check is detected.

Before starting an eject operation, the program should issue TIO instructions to check for not LCD busy and not LSR busy.

An LIO instruction is issued to load the PCAR with a command field address. LSRs LLAR and PDAR are not used during this operation.

Generate the command field 00 at the PCAR address.

LCD ATTACHMENT—Operations
Eject (Part 1 of 3)

2


1

Armature stop

3

Armature stop Starting position of clutch ratchet and armature for 11 inch card for 8 inch card LCD Selected I-R Cycle 9-204 2 LCD Attachment Reset 9-508 These signals are for the SIO eject Note. Crosshatched signals are for 11 inch ledger card. 3 Command Steal 9-515 command only. 45 ms Drive Check SS 9-504 5 LCD Attachment Busy 9-520 Activate LCD Feed Clutch 6 9-520 98 113 114 115 50 65 | | 97 -30 ms -Timing Pulse Clock 3 to 0 9-504 **Clutch Motion Contact** 9-502 9-515 Reset next LCD attachment 9 Command Count Stop 10 Read ID End 9-515 Stop Latch 9-520 12 Stop Pulse 9-504 Eject, read ID and eject, read back and eject, Command Latches 9-508 Eject or read all line finder marks operation Card In Switch 9-507 On for any card length 15 Card Out Switch 9-507 9-504 Hold Busy SS

> For read ID and eject, read back and eject, or lead all line finder marks operation, start here.



LCD ATTACHMENT—Operations Eject (Part 3 of 3)

READ ALL LINE FINDER MARKS

This is a diagnostic operation to read each line finder mark on the ledger card at two different sense stations. Each sense cell indicates if a line finder mark was read and at what line from the ledger card by setting bits in main storage. Each sense cell has specific bit assignments in order that the data read from the first sense station may later be compared to the data read by the second sense station. The system program performs the compare operation

Line finder marks are first read by sense cell 3, located in the lower read station of the LCD. Twenty-nine line spaces later, the same mark is read at sense cell 4, located in the upper read station. Sense cell 4 does not respond to line finder marks that produce a weak output. Therefore, after the data is in main storage and the program has compared the data (bits) read by both stations, weak output producing line finder marks can be detected.

Data Field

The illustration on this page shows how line finder marks, read from the ledger card during a read all line finder marks instruction, are indicated in main storage.

Bit positions zero through 3 will be either an F (hexadecimal) or a 4 (hexadecimal). Bit positions 4 through 7, when set to a one bit, indicate the presence of line finder marks on the ledger card.

The numbers shown in bit positions 4 through 7 correspond to line numbers on the ledger card. Line 1 is at the top of the card, line 56 is at the bottom. Numbers within parentheses represent lines read at sense cell 3, numbers not in parentheses are lines read at sense cell 4.

Each byte can represent from one to 4 lines read from the ledger card depending on the position of the ledger card within the LCD at the time the byte was read. Example, PDAR address 0200 represents lines 1 and 2 read from the ledger card by sense cell 3. PDAR address 020E shows lines 29 and 30 read by sense cell 3 and line 1 read by sense cell 4. PDAR address 020F shows lines 31 and 32 read by sense cell 3 and lines 2 and 3 read by sense cell 4. PDAR address 022A shows line 56 read by sense cell 4.

Bit positions zero through 3 will be an F (hexadecimal) for each byte that has at least one line finder mark in the lines indicated in bits 4 through 7, if no line finder marks are read, bits zero through 3 will be a 4 (hexadecimal). For those lines that represent lines read by sense cells 3 and 4, any line finder mark sensed by either sense cell, will cause bits 0 through 3 to be an F (hexadecimal).


The maximum length card is always read (56 lines). This requires 43 bytes of storage to contain the data from both sense cells. (Two lines per byte = 28 bytes, plus 29 lines separation between sense stations = 15 bytes for a total of 43 bytes.)

Read All Line Finder Marks Operation

This instruction is similar in operation to a feed, read ID, and eject command and therefore data flow diagrams and timing charts are not shown. Only the exceptions will be explained.

The SIO control code for this instruction must be XXXXXXX1 to set the scan latch, shown on page 9-515. The scan latch degates sense cell 1 and 2 into the data assembler and gates sense cell 3 and 4 instead.

The read ID, and eject command count byte equals 55 (hexadecimal). This is to prevent setting the count end latch after reading the 20 line ID number as in the feed, read ID, and eject operation. By not setting the count end latch, the condition latch is not set to allow LSR plus and document end cycle steal requests.



PDAR address when the operation is complete

0 2 2 B

BR2507

Section 10. Data Recorder Attachment

This section of the 5406 FETMM contains the theory and maintenance diagrams for the 5496 Data Recorder attachment. It consists of three chapters as follows:

Chapter 1. Introduction

Chapter 2. Functional Units

Chapter 3. Operations

Contents

Chapter 1. Introduction 10-101

Introduction to Data Recorder and Attachment 10-101 96 Column Card and Character Set 10-102 Offline Operation and Memory Organization 10-103 Flag Bits 10-104 Program Control and Data Recording 10-105 Online Operation 10-107 5496 Read Operation (2 Parts) 10-108, 10-109 5496 Punch Operation (2 Parts) 10-110, 10-111 Load I/O Instruction Format 10-113 Test I/O Instruction Format 10-114 Advance Program Level Instruction Format 10-115 Sense I/O Instruction Format 10-116 Start I/O Instruction Format 10-117 Data Flow 10-118

Chapter 2. Functional Units 10-201

Introduction to Functional Units 10-201 Board Layout 10-202 Interface Lines 10-203 Initial Selection (2 Parts) 10-204, 10-205 Registers (2 Parts) 10-206, 10-207 Cycle Steal and LSR Select Controls (2 Parts) 10-208, 10-209 Error Conditions 10-210

Chapter 3. Operations 10-301

Introduction to Operations 10-301 Load I/O Instruction Flowchart 10-302 Load I/O Instruction Timing Chart 10-303 Test I/O or Advance Program Level Instruction Flowchart 10-304 Test I/O or Advance Program Level Instruction Timing Chart 10-305 Sense I/O Instruction Flowchart 10-306 Sense I/O Instruction Timing Chart 10-307 Read Operation Flowchart (2 Parts) 10-308, 10-309 Read Operation Timing Chart 10-311 Punch Operation Flowchart (2 Parts) 10-312, 10-313 Punch Operation Timing Chart 10-315 Diagnostic Data Operation 10-316 Diagnostic Cycle Steal Operation 10-317

Chapter 1. Introduction

DATA RECORDER ATTACHMENT


The IBM 5496 Data Recorder attachment provides a means for the Model 6 to use the 5496 Data Recorder as an input-output device for reading and punching the System/3 card. The attachment provides the interface between the delay line memory in the data recorder and main storage in the 5406 Processing Unit. Information transferred between these two storage devices is controlled by the attachment.

The attachment circuitry is MST-1 logic, physically located on gate A, board B1 in the 5406 Processing Unit. The interface between the system and the data recorder is a cable consisting of data and control lines.

The communications path between the central processing unit and the data recorder attachment is through the I/O channel. Using this channel, data and control information is transferred from the central processing unit to the attachment and data (from the delay line storage in the data recorder) is transferred from the attachment to the central processing unit. Also through the I/O channel, status is sent to the central processing unit under control of stored programmed instructions.

During the process of exchanging information, the attachment and central processing unit operate together in multiplexer mode. This means that the information transfer takes place between central processing unit cycles on a priority basis with other devices.

By means of a fixed cycle steal priority, I/O cycles may be interleaved between any two central processing unit cycles to fetch or store data to and from the attachment.



Local Storage Register


The local storage register in the central processing unit assigned to the data recorder attachment is the data recorder address register (DRAR). It must contain the leftmost or starting address of the data field in main storage when issuing a read or punch command.

Priority Request

The data recorder attachment uses the cycle steal method of communicating with main storage in the central processing unit. It is assigned priority clock two, request bit line four. This is twelfth in the order of priorities from highest to lowest. The select lines used by the attachment to request a cycle steal are lines five and seven.

DATA RECORDER

The IBM 5496 Model 1 Data Recorder with the online read/punch feature is used for the System/3 Model 6. With this feature installed, the model 6 can use the data recorder to read and punch the System/3 card. The data recorder can also be operated offline as a normal data recorder.



BR0792

10-101

96 COLUMN CARD

The 96 column card is divided into two sections. The upper section of the card is the print area and the lower section is the punch area. The lower section (punch area) is divided into three horizontal sections called tiers. Each tier contains 32 vertical groups of six punch positions. Each group of six punch positions is a card column. The punch positions are B, A, 8, 4, 2, and 1 from the top of the tier to the bottom.

The 96 card columns are arranged 32 columns in each tier as follows:

Tier 1 Columns 1-32

Tier 2 Columns 33-64

Tier 3 Columns 65-96

All of the information contained on one card (from column 1 through column 96) is called a record, regardless of how many characters are punched in it.

BR0793

CHARACTER SET

Any one of 64 different combinations of the six punch positions (six-bit card code) may be punched in a card column. The print area has 128 print positions numbered from 1 to 128; 96 of these correspond with the numbers in the punch area. Print positions 97 to 128 are available for use by other System/3 devices.

			ΑI	pha	bet	ic C	har	act	ers																			
			Α	В	С	D	Ε	F	G	Н	1	J	Κ	L	М	N	0	Р	Q	R	s	Т	U	٧	w	x	Υ	z
,	7	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В								П
	Zone	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α										Α	Α	Α	Α	Α	Α	Α	Α
Punch		8								8	8								8	8							8	8
Positions	Digit	4				4	4	4	4						4	4	4	4					4	4	4	4		
	Digit	2		2	2			2	2				2	2			2	2			2	2			2	2		
		1	1		1		1		1		1	1		1		1		1		1		1		1		1		1

BR0794

			Nι	ıme	ric	Cha	rac	ters	, ,, ,			
			0	1	2	3	4	5	6	7	8	9
	Zone	В		<u> </u>								
	20116	Α	Α									
Punch		8									8	8
Positions	Diair	4					4	4	4	4		
	Digit	2			2	2			2	2		
		1		1		1		1		1		1

BR0795

			Sp	ecia	al C	hara	ecte	ers										· · ·												
			}	¢		<	(+	ı	!	\$	*)	;	_	-	1	&	,	%	-	·>	?	:	#	@	,	П	"	þ
	-	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В														П
	Zone	Α	Α	Α	Α	Α	Α	Α	Α								Α	Α	Α	Α	Α	Α	Α							
Punch		8		8	8	8	8	8	8	8	8	8	8	8	8			8	8	8	8	8	8	8	8	8	8	8	8	
Positions	D: . : .	4				4	4	4	4			4	4	4	4					4	4	4	4			4	4	4	4	
	Digit	2		2	2			2	2	2	2			2	2			2	2			2	2	2	2			2	2	
		1			1		1		1		1		1		1		1		1		1		1		1		1		1	

Note: A blank character is represented by a column containing no punches. There is no printed graphic representation of the blank character.

BR0796

1 2 3 4 5 6 7	8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26	27 28 29 30 31 32
Print Area	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 25 65 7 58 59 60 61 62 63 64 63 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 68 89 90 91 92 93 94 95 96	Print Line 1 Print Line 2 Print Line 3
Punch Area	B A A B B A A B B A B B A B B A B B A B B A B B A B B A B B A B B A B B A B B A B B A B B A B B B A B B B A B B B A B B B A B B B A B B B A B B B B A B	Tier 1
Column of Six Possi	8 4 2 2 1 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 62 83 84 83 86 87 88 89 90 91 92 93 94 95 96 1	Tier 3
B A S S S S S S S S S S S S S S S S S S	Column 78	B A 8 (Tie 4 3 2 1

OFFLINE OPERATION

The two offline operations of the 5496 are data recording and verifying. The data recording operation consists of data entry by the operator, punching, and optional printing. The verifying operation consists of reading a previously punched card and comparing the data with corresponding (but identical if no errors have occurred) data being reentered by the operator.

The 5496 has a delay line buffer (memory) that is used in both data recording and verifying operations. For data recording, the buffer:


- 1. Allows the operator to store up to four programs for selection and use during data entry.
- Allows the operator to enter a complete record (96 columns), correcting any detected errors as they are made before the card is punched.
- 3. Allows complete overlap of:
 - a. Operator entry for card 3
 - b. Punching of card 2
 - c. Printing of card 1

For verifying, the delay line allows the characters from a previously punched card to be compared with corresponding characters as they are being reentered by the operator. First, the previously punched card is completely read into the delay line. Then, as characters are reentered they are compared to the corresponding characters on the delay line. If a noncompare occurs, the keyboard is locked and the error indicator is turned on.

MEMORY ORGANIZATION

As shown below, the delay line is divided into 96 words (corresponding to the 96 card columns) numbered 1 through 96. Each word is made up of seven characters: P1, P2, P4, and P3, corresponding to the four levels of stored program; KBD, the area into which input data from the keyboard is entered; and PU and PR, the respective areas from which punching and printing occur.

Each character on the delay line is made up of eight bits: bit 1, 2, 4, 8, A, B, C, and D. The character is sent to the delay line bit-by-bit and is continuously regenerated through the line, through an 8-bit register (the A register) and back onto the delay line until the data is replaced with new data or until machine power is interrupted. Bits are shifted through the line at one microsecond intervals. Each interval is called a bit time. The character times are eight microseconds and the words are 56 microseconds long. The memory cycle for a 96 word record is 5376 data bits. The eight bits in the A register are a part of the 5376-bit storage capacity.




BR0797

FLAG BITS

The figure to the right shows all the 56 bits contained in a word in memory. The four basic functions of read, data entry, punch, and print are controlled by reserved bit locations, called flag bits, written in the delay line memory.

A flag bit is a bit in memory defined by a particular bit time in a particular character of a word. (P3 bit time 'D' is the flag bit for the KBD area.) Before performing one of the functions, a flag bit for that function is written into each word in memory. When the control logic for a particular function calls for that function, a search for the first flag is initiated, starting in word 1 (column 1). When the first flag is found, that column is operated on and its flag bit is erased so that when the search for the next available column is started, the next word will contain the first flag bit. When all flags for the function are erased, the operation is complete.

Due to the physical layout of the 96 column card, reading, punching, and printing require that one column from each of the three punch tiers (three card columns: 1, 33, 65; 2, 34, 66; etc.) must be operated on during each search cycle. Therefore, two additional first flag scans of the delay line are started beginning in words 33 and 65 respectively, to permit operating on all three tiers at the time the card is in a position to be read, punched, or printed.



BR0798A

PROGRAM CONTROL

The 5496 Data Recorder can operate with or without program control. To operate with program control, the program coding is first punched into a card to define areas of data fields in the card. The program card is then read into one of the four program areas on the delay line. Program level 1 (area P1) is the home program (machine operation is returned to this program level when the program switch on the operator panel is first turned on). Only one program level is effective at a time, but program levels can be changed at any time during the entry of a record. During data entry, the active program level defines the length and type of data fields to be entered for the record. Data fields are defined as manual, auto skip, and auto duplicate. Consecutive columns that must be keyed by the operator constitute a manual field. Consecutive columns in the card that are to be skipped are auto skip fields. Consecutive columns that are to receive the same data in every card are auto duplicate fields.


DATA RECORDING

Data can be either key-entered into the KBD area of memory or duplicated from the preceding record by transferring the appropriate data from the PU area in memory. This entry of data is not synchronous to card movement and punching. Data entry is controlled only by the rate of keying and program controls. A column indicator shows the next column in memory which will receive data. This indicator has no timing relationship to punching or printing. When 96 columns of data have been entered, a blank card (skip or release causes entry of blanks) is fed from the hopper, registered, and the entered data is transferred from the KBD area in memory to the PU area in memory. The card is incremented through the punch station at a rate of 20 increments/second (effective rate of 60 columns per second), punching as required while the card is stopped after each increment. After the card has moved 32 increments during punching, a printing operation begins if the print switch was on when keying occurred for the record. If the print switch was on, print flags are written into memory and the record is transferred from the PU area to the PR area in storage.

The printer consists of a continuously running wheel that has three sets of 63 characters engraved on the periphery; the 64th character is a space and is blank on the print wheel. The figure shows how the print wheel is mounted above the card and the three print hammers are mounted below the card path. The print station is 33 columns from the punch station. When column 32 is being punched in the card, column 0 is at the print station. After the card clears the punch station, another card can be fed from the hopper and punching can start on this card. This means that printing of record 1, punching of record 2, and data entry for record 3 can occur simultaneously.

A card is read into memory by pressing the read key. This action moves the top card in the hopper into the transport to be read. Data is read from the card into the PU area in storage enabling that card to be remade. All or portions of the card can be duplicated in the next record.

To synchronize the card movement with the circuit operations, certain controls are used. A card sensor control detects that a card has moved from



the hopper to the transport rolls. A magnetic emitter driven with the transport mechanics provides three transport control pulses. 'Transport dwell' designates the start of dwell time, 'punch on' turns the punches on, and 'punch off' turns the punches off. These pulses also synchronize the control logic with card location for reading, punching, and printing.

There are circuits to check for misfeed, hopper jam, or transport jam conditions which are indicated by a feed check light on the operator panel.

The operator panel also contains the column indicator which:

- Indicates to the operator the next card data column to be acted upon, and
- 2. Is used in conjunction with the CE panel to display the bits of any storage position. The CE panel is located on the end of the electronics gate in the 5496.

Details of the 5496 Data Recorder Model 1 are contained in the following manuals:

IBM 5496 Data Recorder Operator's Guide, Order No. GA21-9086
IBM 5496 Data Recorder Field Engineering Theory of Operations Manual,
Order No. SY31-0220

IBM 5496 Data Recorder Field Engineering Maintenance Diagrams Manual, Order No. SY31-0221

IBM 5496 Data Recorder Field Engineering Maintenance Manual, Order No. SY31-0219

ONLINE OPERATION

Online and offline control of the data recorder is determined by the setting of the 'DATA RCRDR' switch on the CPU operator console. Setting the DATA RCRDR switch to ON LINE places the data recorder under control of the CPU program if the 5496 is otherwise ready. Conditions of the 5496 that prevent program operation are:

- 1. Stacker full
- 2. Hopper empty
- Hopper jam
- 4. Transport jam
- 5. Punch/verify switch on VERIFY
- 6. Auto record release switch set to OFF

While under program control, all the keyboard keys on the 5496 are held restored to prevent accidental operator intervention. (The release key is unlocked in the event of a feed error or a card jam to permit the operator to clear the trouble from the machine.) The online/offline switch can be set to OFF LINE at any time. However, an operation in progress at the time of setting the switch is completed and the 5496 becomes an offline device after the successful completion of this operation.

The 5496, when used as an online printing punch and card reader, is attached to the model 6 through a cable of 25 feet maximum length. This cable contains the signal lines necessary for connecting the 5496 to the data recorder attachment in the processing unit. The data recorder attachment controls operations of the 5496 which are initiated by the processor program. Information is transferred to and from processor storage by using the cycle steal capabilities of the CPU. The delay line buffer in the 5496 allows the CPU to overlap data recorder operations with operations of other I/O devices controlled by the system.

The two online functions of the 5496 are card reading and card punching. Both functions, however, cannot be performed on the same card in one operation. (A card punched by the data recorder on command from the CPU program must be reinserted in the card hopper to be read under program control.) In a card read operation, the CPU program issues a start I/O instruction which causes the 5496 to read data from a card into the delay line storage. The data is transferred from the delay line in the 5496 to CPU storage with 96 cycle steal cycles. This data in 6-bit card code is translated into 8-bit EBCDIC by a translator on the data bus in (DBI) with each transfer of a data character to the CPU. The character codes figure on this page shows both the card code and EBCDIC for the 64 character set used by the 5496.

In a card punch operation, the data is transferred from CPU storage to the 5496 delay line via cycle steal cycles until an entire record has been transferred (96 cycle steals). This data from the CPU is translated from 8-bit EBCDIC to 6-bit card code by a translator on data bus out (DBO) with each transfer of a data character to the data recorder. When the 96 data characters have been transferred, the data recorder circuits feed the top card from the hopper into the punch station and punch the data into the card. Printing of punched data is under control of the print switch located on the operator panel of the 5496 Data Recorder. An entire card must

be read or punched with each operation initiated by the CPU. Any programs previously entered into the 5496 delay line as a result of an offline operation are not effective when the 5496 is operated as an online device.


		CD		t Pc	siti	on		Н	ex					ard Pos			Character Graphic
0	1	2	3	4	5	6	7				В	Α	8	4	2	1	
1	1	0	0	0	0	0	1	С	1		В	Α				1	А
1	1	0	0	0	0	1	0	С	2		В	Α			2		В
1	1	0	0	0	0	1	1	С	3		В	Α			2	1	C
1	1	0	0	0	1	0	0	С	4		В	Α		4			D
1	1	0	0	0	1	0	1	С	5		В	Α		4		1	E
1	1	0	0	0	1	1	0	С	6		В	Α		4	2		F
1	1	0	0	0	1	1	1	C	7		В	Α		4	2	1	G
1	1	0	0	1	0	0	0	С	8		В	Α	8				Н
1	1	0	0	1	0	0	1	С	9		В	Α	8			1	1
1	1	0	1	0	0	0	1	D	1		В					1	J
1	1	0	1	0	0	1	0	D	2		В				2		K
1	1	0	1	0	0	1	1	D	3		В				2	1	L
1	1	0	1	0	1	0	0	D	4		В			4			M
1	1	0	1	0	1	0	1	D	5		В			4		1	N
1	1	0	1	0	1	1	0	D	6		В			4	2		0
1	1	0	1	0	1	1	1	D	7		В			4	2	1	P
1	1	0	1	1	0	0	0	D	8		В		8				Q
1	1	0	1	1	0	0	1	D	9		В		8			1	R
1	1	1	0	0	0	1	0	E	2			Α			2		S
1	1	1	0	0	0	1	1	E	3			Α			2	1	T
1	1	1	0	0	1	0	0	E	4			Α		4			U
1	1	1	0	0	1	0	1	E	5			Α		4	_	1	V
1	1	1	0	0	1	1	0	E	6			A		4	2	4	W
1 1	1	1	0	0	1	1	1	E	7 8			A	0	4	2	1	X
1	1	1	0	1	0	0	0 1	E	9			A	8			1	Z
1	 	-	1	-	0	0	 	F	1	-			0			'	1
	1	1	1	0	0	1	0	F	2						2	•	2
'1	1	1	1	0	0	1	1	F	3						2	1	3
1	1	1	1	0	1	0	0	F	4					4	_	•	4
li	1	1	1	0	1	0	1	F	5					4		1	5
1	1	1	1	0	1	1	0	F	6					4	2	-	6
1	1	1	1	0	1	1	1	F	7					4	2	1	7
1	1	1	1	1	0	0	0	F	8				8				8
1	1	1	1	1	0	0	1	F	9				8			1	9
1	1	1	1	0	0	0	0	F	0			Α					0

BR0800

Г								Г									
	Εſ	3CE	OIC					Н	ex	5	496	Ca	rd (Cod	е		Character
	Bi	nar	у В	it P	osit	ion				P	unc	h Po	osit	ions	5		Graphic
																l	
0	1	2		'4	5	6	7	_		В	Α	8	4	2	1		
1	1	0	0	0	0	0	0	С	0	В	Α					}	
0	1	0	0	1	0	1	0	4	Α	В	Α	8		2		¢	
0	1	0	0	1	0	1	1	4	В	В	Α	8		2	1		(period)
0	1	0	0	1	1	0	0	4	С	В	Α	8	4			<	
0	1	0	0	1	1	0	1	4	D	В	Α	8	4		1	(
0	1	0	0	1	1	1	0	4	Ε	В	Α	8	4	2		+	
0	1	0	0	1	1	1	1	4	F	В	<u>A</u>	8	4	2	1	1	(logical OR)
0	1	0	1	1	0	1	0	5	Α	В		8		2		!	-
0	1	0	1	1	0	1	1	5	В	В		8		2	1	\$	
0	1	0	1	1	1	0	0	5	С	В		8	4			*	
0	1	0	1	1	1	0	1	5	D	В		8	4		1)	
0	1	0	1	1	1	1	0	5	Е	В		8	4	2		;	
0	1	0	1	1	1	1	1	5	F	В		8	4	2	1	¬	(logical NOT)
0	1	1	0	0	0	0	0	6	0	В							(dash)
0	1	1	0	0	0	0	1	6	1		Α				1	/	
0	1	0	1	0	0	0	0	5	0		Α	8		2		&	
0	1	1	0	1	0	1	1	6	В		Α	8		2	1	,	
0	1	. 1	0	1	1	0	0	6	С		Α	8	4			%	
0	1	1	0	1	1	0	1	6	D		Α	8	4		1	-	(underscore)
0	1	1	0	1	1	1	0	6	Ε		Α	8	4	2		>	
0	1	1	0	1	1	1	1	6	F		A	8	4	2	1	?	
0	1	1	1	1	0	1	0	7	Α			8		2		:	
0	1	1	1	1	0	1	1	7	В			8		2	1	#	
0	1	1	1	1	1	0	0	7	С			8	4			@	
0	1	1	1	1	1	0	1	7	D			8	4		1	1'	
0	1	1	1	1	1	1	0	7	Ε			8	4	2		=	
0	1	1	1	1	1	1	1	7	F			8	4	2	1	"	-
0	1	0	0	0	0	0	0	4	0	n	o pu	nch	ies				ank pace)
																15	pace)

Note: A blank character is represented by a column containing no punches. There is no printed graphic representation of the blank character.

BR0800



5496 READ OPERATION

To use the 5496 Data Recorder as an input-output device for the model 6 system, perform the following steps:

- Set the following switches on the data recorder (see figure on this page):
- 1. Program switch to OFF.
- 2. Verify switch to PUNCH.
- 3. Auto record release switch to AUTO.
- On the central processing unit console, position the data recorder online switch to ON LINE. This activates the line 'I/O switch' in the data recorder attachment which is the major control line in the attachment. In the data recorder, this line performs a record erase and holds this line active which locks out all of the keys and most of the switches on the operator console (of the data recorder). The record erase is inhibited during a feed check condition to allow operator recovery. If no error condition exists in the 5496, the 'I/O ready' line is activated.

To read prepunched data cards, the operator loads the cards in the 5496 hopper and sets up the machine as stated above. The data recorder attachment issues the I/O read command signal. This sets the 'read op' latch and a normal read operation is initiated. (Refer to


The data from the cards is read into the PU section of delay line memory. Read flags P1, BT-C are used for this transfer. At the completion of the read operation the signal 'read complete' sets the 'I/O read transfer' latch. This latch is on for one memory cycle, and transfers the data in the PU section to the KBD section (the KBD section is used for data transfer and the punch section is used with the compare command) of memory without erasing the PU section. It also writes a flag bit in P2 BTC of every section of memory. At the end of the read transfer cycle (5.4 ms), the 'I/O read transfer' latch is reset. With the 'I/O read cycle' latch set, the 'I/O read sync' latch can be set at Col 96, PR, BT1 and CLB time. This allows the 'I/O read flag' latch to start searching for flags in P2 BTC starting in Col 1. When a flag bit is found, the 'I/O read flag' latch is set at P2 BT4 and CLB time and the following sequence of events occurs:

- The column indicator is updated to indicate the column that is being transferred to the user.
- 2. The flag (P2 BTC) is erased.
- 3. The entry register is reset at P2 time.


At KBD BT1 and CLB time the A register is transferred to the entry register, and this data appears on the I/O bus out to the user; and at KBD BT2 the 'I/O read data' latch is set which brings up the 'read data ready' line (refer to 2) to the attachment. At this time the I/O data is valid and the attachment can sample the I/O bus out. The attachment puts the data on the I/O bus out (refer to 3). The entry register is reset and the I/O bus out data is loaded into the entry register at KBD BTC. The data in the entry register is then compared to the A register at PU time (via the data recorder verify circuits) and if a non compare is present, the 'read non compare' line (refer to 4) is active to the user at PU BT2. The I/O compare command is active when the data recorder is online to the System/3 Model 6.

When the 'read data ready' line (refer to 2) is active, the user also has the responsibility to bring up the 'read cycle' line (refer to 5) to reset the 'I/O read data' latch. If the 'read cycle' line is active before the next PR BTC time, the 'I/O read sync' latch is not reset and therefore the next data transfer occurs 56 µsec after the first data transfer. If the 'read cycle' line is active after PR BTC, a minimum delay of approximately 5.4 msec occurs. There is no restriction on the attachment relevant to the minimum data transfer rate. The data transfer continues until the 'I/O read flag' latch is set at Col 96 time by the flag in Col 96 P2 BTC. With the 'I/O read flag' latch set, Col 96 PU will reset the 'I/O read cycle' latch and the 'I/O read sync' latch. This signal is also sent to the attachment as 'operation complete' (refer to 6). After the last column is read, the card continues to pass through the transport and a check is made to insure that the card cleared the read station. If the card clears the read station, a signal, 'command reset', is sent to the attachment (refer to 7).

The attachment can issue another I/O read command after receiving 'command reset' from the 5496.



BR0801



5496 PUNCH OPERATION

To use the 5496 Data Recorder as an input-output device for the model 6, perform the following steps:

- Set the following switches on the data recorder:
- 1. Program switch to OFF.
- 2. Verify switch to PUNCH.
- 3. Auto record release switch to AUTO.
- On the central processing unit console, position the data recorder online switch to ON LINE. This activates the line 'I/O switch' in the data recorder attachment and is the major control line in the attachment. In the data recorder, this line performs a record erase and holds this line active which locks out all of the keys and most of the switches on the operator console (of the data recorder). The record erase is inhibited during a feed check condition to allow operator recovery. If no error condition exists in the 5496, the 'I/O ready' line is activated.

To punch data cards, the operator sets up the 5496 as in the read operation, and loads the hopper with cards to be punched. The cards can be prepunched and data added, or they can be blank cards. If printing is desired, the operator must turn on the print switch on the 5496 console.

Any number of data columns can be punched in a card up to a maximum of 96 columns. All 96 columns must be entered. The columns to be skipped are loaded with blanks.

The I/O punch operation simulates a keyboard entry operation. The attachment puts the data to be entered on the I/O bus in lines (refer to and then brings up the 'I/O enter data' line (refer to 1/1/O). This sets the 'I/O enter data' latch. The following BT8, the 'I/O sample' latch is set. The following BTC resets the entry register, and the next BT1 and CLB loads the I/O data bus into the entry register. The following BT2 sets the 'I/O busy' latch which brings up the 'I/O busy' line (refer to 3/1/O) is signal the attachment to drop the 'I/O enter data' line. The I/O bus in data is now available to the attachment on the I/O bus out and the attachment can do a compare to test for valid data transfer (refer to 1/1/O).

The following CoI 1 P2 BT4 and CLB, the 'I/O any key' latch is set. This allows a normal keyboard service cycle which starts a search for KBD flags. When a KBD flag is found, the 'KBD' latch is set and the data is entered into delay line memory at KBD time. The following PU BT8 resets the 'I/O enter data' latch, 'I/O sample' latch, 'I/O busy' latch, and the 'I/O any key' latch. Resetting of the 'I/O busy latch drops the 'I/O busy' line to the attachment and tells it that the 5496 is ready for the next data input. If the attachment brings up the 'I/O enter data' line before the end of the next P2 time, the next data transfer is entered into memory $56~\mu sec$ after the first data transfer, which is the maximum data transfer rate. If the attachment fails to enter new data before the end of P2 time, a minimum delay of approximately 5.4 ms occurs before the next data transfer into memory. There is no minimum data transfer rate.

When the data for column 96 is entered, the signal 'set K-P transfer req fl' is generated, and this is sent to the attachment as 'operation complete' (refer to 5). Because the auto record release switch is set to AUTO, the 5496 now feeds a card from the hopper, and a normal punch and print operation is performed.

If a feed check occurs and a card fails to feed from the hopper, the signal, 'I/O hopper jam' is sent to the attachment. The signal 'I/O feed check' is sent to the attachment if a card jam occurs in the transport. If a feed check occurs, the keyboard function release key is unlocked and the operator uses normal feed check recovery procedures to clear the condition. A feed check also drops the signal 'I/O ready' until the feed check condition is cleared.

The I/O bus lines can be tested by bringing up the diagnostic command to the 5496. This allows the data on the I/O bus in lines to be gated to the I/O bus out lines and allows the user to exercise the data lines for diagnostic purposes.

LOAD I/O INSTRUCTION

- The load I/O instruction consists of three or four bytes.
- The load I/O instruction selects the data recorder when the device address equals F (hexadecimal).
- Two bytes in storage addressed by the operand address, are loaded into the data recorder address register (DRAR).

The load I/O instruction is used to load the DRAR, which is located in the CPU local store register (LSR), with the starting address used for a start I/O read, or punch operation. The load I/O instruction must be executed prior to each start I/O read, or punch instruction issued.

Q Byte Description


The upper four bits (bits 0-3) specify the device address of the data recorder. Bit 4 is the M bit. This bit is not presently used, and should be zero to allow for future use. Bits 5, 6, and 7 are the N field. In this instruction the N field is not used and should always be zero.

The load I/O instruction is accepted only if the data recorder is not busy. If the device addressed by the load I/O instruction is busy, the load I/O instruction shall be equivalent to a wait until the condition is no longer present. When the condition is no longer present, the load I/O instruction shall be executed.

Parity and Error Conditions

A parity error detected by the attachment results in a processor check stop, and the processor check light comes on.

LOAD I/O (LIO) INSTRUCTION FORMAT



TEST I/O AND BRANCH INSTRUCTION

- The test I/O instruction consists of three or four bytes.
- The test I/O instruction selects the data recorder when the device address equals F (hexadecimal).
- The test I/O instruction tests for the following conditions:
 - Busy
- 2. I/O check or not ready

The test I/O instruction tests for a specific condition designated by its Ω byte. If the condition tested for exists, the test I/O causes a branch to the operand address.

Q Byte Description


The upper four bits (0-3) specify the device address of the data recorder. Bit 4 is the M bit. This bit is not presently used and should be zero to allow for future use. Bits 5, 6, and 7 are the N field. The N field is used to specify the condition to be tested for.

The data recorder always accepts a test I/O instruction.

Parity and Error Conditions

A parity error detected by the attachment results in a processor check stop, and the processor check light comes on.

TEST I/O (TIO) INSTRUCTION FORMAT



ADVANCE PROGRAM LEVEL INSTRUCTION

- The advance program level instruction consists of three bytes.
- The advance program level instruction selects the data recorder when the device address equals F (hexadecimal).
- The advance program level instruction tests the data recorder for conditions of busy, and I/O check or not ready.

The advance program level operation causes the program to loop until the condition tested for is no longer present, and then proceeds to execute the next sequential instruction. The unconditional advance becomes equivalent to a no op.


Q Byte Description

The upper four bits (0-3) specify the device address of the data recorder. Bit 4 is the M bit. This bit is not presently used and should be zero to allow for future use. Bits 5, 6, and 7 are the N field. The N field is used to specify the condition to be tested for.

Parity and Error Conditions

A parity error detected by the attachment results in a processor check stop, and the processor check light comes on.

ADVANCE PROGRAM LEVEL (APL) INSTRUCTION FORMAT



SENSE I/O INSTRUCTION

- The sense instruction consists of three or four bytes.
- The sense instruction selects the data recorder when the device address equals F (hexadecimal).
- When bit 6 of the N field equals 0, the DRAR is stored in the storage address specified.
- When bit 6 of the N field equals 1, two status bytes are loaded into the storage address specified.

The purpose of this instruction is to store data from an I/O attachment or an LSR assigned to the attachment into the main storage location of the effective address.

Q Byte Description


The upper four bits (0-3) specify the device address of the data recorder. Bit 4 is the M bit. This bit is not presently used and should be zero to allow for future use. Bits 5, 6, and 7 are the N field. Bits 5 and 7 of the N field are not used and should be zero. Bit 6 of the N field is used to determine if the LSR, or two status bytes are to be stored in the specified address.

The data recorder always accepts a sense instruction.

Parity and Error Conditions

A parity error detected by the attachment results in a processor check stop, and the processor check light comes on.

SENSE (SNS) INSTRUCTION FORMAT



First Byte

Bit

- 0 Off line.
- 1 Transport jam.
- 2 Stacker full, hopper empty, or hopper jam.
- 3 Not used.
- 4 Incorrect card code.
- 5 Compare error on read or punch I/O cycle or failure to take 96 cycle steals.
- 6 Reserved for FE use.
- 7 Reserved for FE use.

Second Byte

This byte is a diagnostic data byte located in the multi-purpose register.

The diagnostic data byte was originally sent to the data recorder by a diagnostic start I/O.

BR0805A

START I/O INSTRUCTION

- The start I/O instruction consists of three bytes.
- The start I/O instruction selects the data recorder when the device address equals F (hexadecimal).
- The start I/O instruction is issued to the data recorder to read a card or punch and print a card.
- Printing is performed only if the print switch on the data recorder is on.

The purpose of the start I/O instruction is to command the I/O attachment to initiate a data transfer operation between the data recorder and the CPU main storage.

Q Byte Description

The upper four bits (0-3) specify the device address of the data recorder. Bit 4 is the M bit. The M bit is not presently used and should be zero to allow for future use. Bits 5, 6, and 7 are the N field. Bit 5 of the N field is not used and should be zero. Bits 6 and 7 of the N field are used to specify a read or punch and print operation.

Any start I/O command issued to the data recorder when offline lights the I/O attention lamp. It may be turned off by system reset or by switching the online/offline switch to ON LINE. Any start I/O instruction issued to the data recorder when online and busy, is looped until busy drops.

Parity and Error Conditions

A parity error detected by the attachment results in a processor check stop, and the processor check light comes on.

DIAGNOSTIC INSTRUCTIONS

Diagnostic Start I/O

Device Address: 1111 (F)

M Bit: Not presently used, but should be zero to allow for future use.

N Field:

Bit 5 6 7

X 1 1—Diagnostic (data)

This command is issued to test the punch and read logic circuitry used in communicating between the CPU and the data recorder. A byte of data is issued to the data recorder attachment during the control code cycle of the diagnostic start I/O instruction.

This byte is translated from EBCDIC to card code by the channel. It is sent to the data recorder attachment, where it is stored in the DBO and presented to the data recorder. It then returns to the attachment for comparison.

Following this instruction with a sense instruction provides the following information:

- First byte—bit 5: This bit is on if the byte sent to the data recorder did not match the byte returned by the data recorder. The bit being on would indicate a problem in the data recorder or the interface between the data recorder and the attachment.
- 2. Second byte: This byte contains the data given to the attachment on the previous diagnostic start I/O (in case of a compare error, this is not the same as the byte returned by the data recorder). If this byte does not agree with the byte sent on the diagnostic start I/O, it would indicate a problem in either the attachment or the channel translator(s).


Note: The sense instruction must be issued before the next start I/O instruction to make the comparison valid, since the byte of data issued during the diagnostic start I/O instruction is reset by the next start I/O instruction. The data recorder is in a diagnostic mode of operation until system reset is depressed, or any other start I/O instruction is issued. The data byte is also latched up until the diagnostic mode is terminated. No card motion takes place.

Bit 5 6 7

X 0 0—Diagnostic read (cycle steal)

This command causes the attachment to take one cycle steal and insert a blank (hexadecimal 40) into the core location specified by the current contents of the data recorder local store register. No mechanical motion takes place. As with all other start I/O instructions for the data recorder, the instruction is executed only if the data recorder is ready and not busy.

START I/O (SIO) INSTRUCTION FORMAT



BR0806A

Chapter 2. Functional Units

INTRODUCTION TO FUNCTIONAL UNITS

Chapter 2 contains the functional units of the data recorder attachment.

The first page of the chapter is a board layout of the data recorder attachment. It is broken down into cards and contains the following information:

- 1. Card locations.
- 2. Circuits found on that card.
- ALD page reference numbers that describe the circuits found on the card.
- 4. Card type number. The part number of the card changes each time that card has an engineering change to it. The card type number, however, always stays the same.

The card location number appears on each page, or section of a page, that describes the circuitry on that card. For example, S2 on a page refers to the DBI assembler.

Symbols

Figures within this chapter contain the symbols: 1 numbers in squares, and A letters in circles. These symbols refer to text, marked with an identical symbol, that describes or explains the function of the unit marked in the figure.

A2

3

DBI gates

2. DBI register

3. DBI parity generator

Ald Pages RP411 RP421 Card Type 5025

S2

1. Multi-purpose register

2. DBO register

5. DBO gates

6. Busy latch

8. Bit 6 latch

3. Condition latches

4. DBO parity latch

7. KPCH address latch

9. I/O check decode

Ald Pages RP201 Thru RP241 Card Type 5024

10. I/O attention decode

V

R2

G5

Receivers

Card Type 5026

RP121

RP131

Ald Pages

W

V2

T2

1. OP decode

4. LSR select

5. Modify +1

2. OP control signals

3. Cycle steal controls

RP301 RP331

Ald Pages

Card Type 5023

Thru

A

Data Recorder Attachment Board B1 on Gate A (A-B1) (Card side)

F5

Receivers

RP101

RP111

5026


Ald Pages

Card Type

*Board B1 also contains:

- 1. Channel Banks.
- 2. Keyboard Attachment.
- 3. CRT Attachment.

5496 Cards



CPU		ATTACHMENT		5496
	Clock (1, 2, 3, 4, 5, 7, 8) to Chan	7 Lines	SLD Bits (B, A, 8, 4, 2, 1)	6 Lines
	Chan (SIO, LIO, TIO, SNS) Instr	4 Lines	I/O Compare CMD	
	Chan (IQ, IR) Cycle	2 Lines	Req RD Cycle to 5496	
	Chan System Reset		I/O Lock Keyboard	
	Chan Check Reset		Diag Command to 5496	
	Key Punch On Line		RD Comm to 5496	
	Chan (EB1, EB Not 1)	2 Lines	PU Data Ready for 5496	
Α	Chan Sample DBO		I/O Switch	
	Chan DBO Bits (0P)	9 Lines	I/O Power on Reset	
	Condition A to Channel		SLD CC Bits (B, A, 8, 4, 2, 1) or EBCDIC Bits (2, 3, 4, 5, 6, 7)	
	Condition B		I/O Read Data Ready	
-	Light I/O Unit Check	_	I/O Command Reset	
	Light I/O Attention	_	Punch Complete	
4	I/O Working		I/O On Line and Ready	
	Req I/O Cycle to Chan		I/O Hopper Jam	
	Block SDR to CPU		I/O Punch Busy	
	Da-Rec Chan 1 Store Data		I/O Read Non Compare	
-	LSR Line (5, 7)	2 Lines	I/O Transport Jam	
4	Translate (In, Out to CPU)	2 Lines		
	Chan Data Bus In Bits 0P	9 Lines		

Α

W 3 Condition A 4 KPCH Busy or UC or NR 5 RP211 Reject LIO or SIO, Set Condition A LIO Condition B FL KPCH Busy Timed RP211 1 RP211 Accept LIO or SIO, Set Condition B DBO Reg 0 2 Diag Read FL CI 5 Decode Device Address Read Op KPCH CI7 DBO Check DBO Parity Check, set Condition A and B Parity RP321 6 3 Set Condition B Decode Punch Op Store Status SNS LSR Select SNS Decode Field RP301 RP301 Diag Read Read Decode Diag Op (data) FL Punch Decode SIO Decode Diag Decode (data) RP301 T2 RP311 Test Busy Rd Comm to KPC Test (test condition met, set condition A) Condition Decode Test NR or UC TIO Decode FL Rd Comm to 5496 RP211 RP221 (not met, set condition B) R2 PR321 (not) Condition A Condition B LIO LSR Select KPCH CI 7 Clock Run Decode IR Cycle LIO RP301

INITIAL SELECTION

1 Data Bus Out (DBO) Register

- a. At clock 5 of the IQ cycle, the IQ byte is set in the DBO register.
- b. Parity is checked and if invalid, condition A and B are set, and the inverse of DBO is set in the DBO register.
- c. If parity is valid, the data recorder attachment uses the IQ byte to decode the device address and the N field.

2 Decode Device Address

- a. DBO register bits (0-3) equal to F (hexadecimal 1111), selects the data recorder.
- b. Decoding the device address allows the data recorder attachment to decode the I/O instruction.

3 Decode N Field

- a. DBO register bit 6 sets the bit 6 latch.
- b. DBO register bit 7 and the bit 6 latch are used to decode the N field according to the following table:

Instruction	Bit 6 latch	DBO register bit 7	Decode
Load I/O	not used	not used	LSR select
Sense I/O	0	not used	LSR select
Sense I/O	1	not used	Store status
Test I/O or Advance	0.	not used	Test not ready, or I/O check
Program Level	1	not used	Test busy
	0	0	Diag read (Cycle Steal)
Start I/O	0	1	Read decode
Start 1/O	1	0	Punch decode
	1	1	Diag decode (data)

BR0807A

4 Accept or Reject Load I/O or Start I/O

- a. A load I/O is rejected by setting condition A if busy is up, and accepted by setting condition B if not busy.
- b. A start I/O is rejected by setting condition A if the attachment is busy, or if the data recorder is not ready, and accepted by setting condition B when these conditions are not present.
- c. Start I/O resets unit check (if set) and if the attachment accepts the command, raises I/O condition B.

5 Condition A and B Latches


These latches are set according to the following table:

		1/0 4	ttachment Co	andition	I/O Co	ondition
		1/O A	ttacimient Co	ondition	Α	В
		Inc	orrect DBO F	Parity	1	1
			Q Byte No	ot Correct	0	0
10000			Sense	Instruction	0	1
I-Q Cycle of Any I/O Instruction	Correct		SIO	Reject Instruction	1	0
instruction	DBO Parity	Correct Q	or LIO Instruction	Accept Instruction	0	1
		Byte	TIO	Condition Not Met	0	1
		-	or APL Instruction	Condition Met	1	0
SIO I-R, LIO E-B,		Inc	correct DBO	Parity	1	1
and I/O Cycles		С	orrect DBO F	Parity	0	0

BR0808

6 During a Start I/O

- a. The 'diag op' (data) latch is set at clock 5 of the IQ cycle, or
- b. The 'diag read', 'read op', or 'punch op' latch is set at clock 7 of the IR cycle.



1 DBO REGISTER

- a. During each I/O instruction IQ cycle, the IQ byte is available to the DBO register at clock 5.
- b. During start I/O IR cycle, the start I/O control code is translated, and made available to the DBO register at clock 5.
- c. During a punch cycle, a translated byte of data is available to the DBO register at clock 5.

2 MULTI-PURPOSE REGISTER

- a. During a diagnostic start I/O (data) IR cycle, or a punch cycle, the multi-purpose register is loaded with the contents of the DBO register at clock 5.
- b. During a read operation, the multi-purpose register is loaded with the contents of the 5496 entry register at clock 8 of the CPU cycle, during which a cycle steal is requested.
- c. Bits 0, and 1 of the multi-purpose register are used to check for incorrect card code during a punch cycle, or a diagnostic start I/O (data).

3 DBI ASSEMBLER


- a. During a 'SNS EB 1' cycle, the DBI assembler is loaded with sense status information at clock 2. This status byte is placed in CPU main storage without being translated.
- b. During a 'SNS EB Not 1' cycle, the DBI assembler is loaded with the contents of the multi-purpose register at clock 2. This byte of data (diagnostic byte) is translated prior to being placed in CPU main storage.
- c. During a read operation the DBI assembler is loaded with the contents of the multi-purpose register at clock 1 of a read I/O cycle. This byte of data is translated prior to placing in CPU main storage.


4 PARITY GENERATOR

The parity generator is used during a sense instruction, punch cycle, or read cycle to maintain correct parity in the DBI register.

5 MODIFY +1

Modify +1 sets bit 7 of the DBI register at clock 3 of an I/O cycle. The DBI register is then used to modify the data recorder LSR.





(Not) Punch Op

CYCLE STEALS


- The data recorder attachment requests cycle steals during the following operations:
 - a. Diagnostic read
 - b. Read
 - c. Punch
- To request a cycle steal, the request bit 4 AND is activated which generates 'req IO cycle' to CPU. This line is activated at clock 2 of each machine cycle until the request is granted.
- The CPU grants a cycle steal to the data recorder attachment by setting DBO bits 1 and 4.

LSR SELECT

- The data recorder LSR (DRAR) is selected during the following:
 - a. Load I/O, clock 2 of EB cycles
 - b. Sense LSR, clock 2 of EB cycles
 - c. I/O cycle clock 4
 - d. Cycle steal priority granted, clock 8

To select the DRAR, activate LSR select lines 5 and 7.

₩ 3



Chapter 3. Operations

INTRODUCTION TO OPERATIONS

Chapter 3 contains the detailed flowcharts and timing charts of the operations performed by the data recorder attachment.

Flowcharts

The flowcharts contain three levels of information. By reading down the heavy dark lines, the reader can learn the major objectives of the operation. The second level of information is obtained by reading the information in the boxes that branch off the heavy dark line. The information that is contained in each block in a heavy dark line is explained in the blocks that branch off from it.

The third level of information is contained in the note blocks (open ended blocks) that branch off the second level blocks. Information in these blocks is intended to explain why an action has been performed.

Timing Charts

The timing charts in this chapter are to be used to supplement the information found in the flowcharts.

LOAD I/O INSTRUCTION

I-Op Cycle. The load I/O instruction tag is available to the data recorder attachment, but no action takes place until the IQ cycle.


IQ Cycle. The data recorder attachment checks DBO parity, decodes the instruction address, and sets the condition latches.


EB1 Cycle. The DRAR is selected and the first data byte is transferred into LSR Lo.

EB Not 1 Cycle. The DRAR is selected and the second data byte is transferred into LSR Hi.

Α

В





					1								V	,								;	2								W								3								
						I-O	р						I-Q						ı	I-H1*	+					I-L1	* *					E	3					E	В					İ	I-Op		
	No.	Line Title	ALD Page	0 1	2	3 4	5 (6 7	8	0 1	2	3	4	5	6 7	8	0	1 2	2 3	4	5 6	5 7	8 (0 1	2	3 4	5	6 7	8	0 1	2	3 4	5	6 7	8	0 1	2	3 4	1 5	6	7 8	0	1 2	3	4 5	5 6	7 8
	1	LIO Instr	RP311				NAME OF TAXABLE PARTY.			*****								i cingina n	C 7000 20 44					gggerung en		eranomen.	20.5 g*****		an ann agus		225 VC1 5/45	Martiness.		nijet seggi njih			Section 1		CONTRACTOR OF THE SECOND	· + March	্যস ব্যক্ত		210000				
	2	IQ Cycle	RP311																							-																(
	3	Condition B	RP211			1								A	\			10000000																													
	4	Condition A	RP211													A			. 7																												
	5	KPCH Address Lt	RP211												extensive																				`												
	6	DBO Register	RP201											Sec. 13.						8	202						**************************************						#10201						19 mm (c)						EVER	77°	
Α	7	LSR Lines 5 and 7	RP301																												200 200						TOTAL CONTRACTOR										
	8	EB 1 Cycle	RP311																																2000												
	9	EB Not 1 Cycle	RP311																																		ROSE TO THE	· · · · · · · · · · · · · · · · · · ·		general to							
	10	LSR Select Lt	RP301													Sec. 25 sec.		\$ \tag{\tau}	Jan 5 / 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	isterija sto	· · · · · · · · · · · · · · · · · · ·						S. Organia (m. 1							. (7.2) 18:35	a v Cara v Sala			voetlet.	0.110986								

В

^{*} For index format I-H1 is I-X1.
** For index format I-L1 does not exist.
A - Signal up if DBO parity in error.


TEST I/O OR APL INSTRUCTIONS

I-Op Cycle. The test I/O instruction tag is available to the data recorder attachment, but no action takes place until the IQ cycle.

IQ Cycle. The data recorder attachment checks DBO parity, decodes the instruction address, and sets the condition latches. Setting condition A causes a program branch. Setting condition B causes the CPU to proceed to the next sequential instruction.

Α

В



			1		2			3	
				CONDITION MET			CONDITION NOT MET		
			I-Op	I-Q	I-X1*(I-R)	I-Op	I-Q	I-X1*(I-R)	I-Op
No.	Line Title	ALD Page	0 1 2 3 4 5 6 7 8	0 1 2 3 4 5 6 7 8	0 1 2 3 4 5 6 7 8) 1 2 3 4 5 6 7 8	0 1 2 3 4 5 6 7 8	0 1 2 3 4 5 6 7 8	0 1 2 3 4 5 6 7 8
1	TIO Instr	RP311	Part of the section o						See year 1777 Y SERVE STUDEN
2	IQ Cycle	RP311							
3	Condition A	RP211							
4	Condition B	RP211							
5	KPCH Bit 6 Lt	RP201							
6	KPCH Address Lt	RP211							
7	IR Cycle	RP311							
8	DBO Register	RP201	Ø2-75						

^{*} For direct address format I-X1 is I-H1 followed by I-L1 IR cycle follows IQ during an APL.

3

SENSE INSTRUCTION

Α

В

I-Op Cycle. The sense instruction tag is available to the data recorder attachment, but no action takes place until the IQ cycle.

W

IQ Cycle. The data recorder attachment checks DBO parity, decodes the instruction address, and sets the condition latches.

EB1 Cycle. Either the first data byte, or the DRAR LSR Lo, is stored in the CPU main storage address specified.

EB Not 1. Either the second data byte, or the DRAR LSR Hi, is stored in the CPU main storage address specified minus one.

Enter IQ Cycle Note: See decision block at co-ordinates 2B. EB 1 Cycle. Decode IQ byte for data recorder address and set LSR select. Store status. the condition latches. Generate P bit at Set DBI register at Gate IQ byte clock 2. clock 2. to attachment at clock 5 phase B. Parity even Valid parity on No Generate P bit. DBO. Set condition Yes A and B latches. Note: See decision block Decode bits 0-3 Turn on processor at co-ordinates 2B. and set 'KPCH check light. EB not 1 Cycle. address' latch at clock 5 phase B. LSR select. Store data. Processor Set condition B at Check Stop clock 5 phase B. Generate P bit at Bit 6 clock 2. Set 'Diag translate Yes latch set at clock 5 phase B Set DBI register at clock 2. Set store status at Set LSR select at clock 7. clock 7. Yes Parity even No Generate P bit. --- Note: Before taking B cycles, the CPU will (depending on the op code) Take B Cycles. take an I-X1 cycle, or an I-H1 and I-L1 cycles. **End of Operation**

				* Artimic		2			3	
				I-Op	I-Q	I-H1*	I-L1**	ЕВ	ЕВ	I-Op
	No.	Line Title	ALD Page	0 1 2 3 4 5 6 7	8 0 1 2 3 4 5 6 7	8 0 1 2 3 4 5 6 7 8	0 1 2 3 4 5 6 7 8	3 0 1 2 3 4 5 6 7 8	3 0 1 2 3 4 5 6 7 8	0 1 2 3 4 5 6 7 8
	1	SNS Instruction	RP311							
	2	IQ Cycle	RP311		• • • • • • • • • • • • • • • • • • • •					
	3	Condition B	RP211							
	4	Condition A	RP211	·	F	A				
	5	KPCH Address Lt	RP211							
	6	KPCH Bit 6 Lt	RP201			В				
Α	7	Store Status Lt	RP301							
	8	LSR Select Lt	RP301							
	9	EB 1 Cycle	RP311						per orange and a second construction of the seco	
	10	EB Not 1 Cycle	RP311							
	11	Generate P Bit	RP301							
	12	Diag Translate In	RP301							
	13	DBI Register	RP421						·	
	14	LSR Lines 5 and 7	RP301							
	15	DBO Register	RP201							

* For index format I-H1 is I-L1.
** For index format I-L1 does not exist.
A- Signal up if DBO parity in error.
B- Signal up for store status.

8

READ OPERATION


A read operation is started on the 5496 if bits 6 and 7 equal 0 and 1 respectively in the Q byte. During the CPU I-R cycle, the 'read op' latch is set for the operation and a read command is issued to the 5496. The read command causes the 5496 to read a punched card onto the delay line. This read operation, which is under control of the 5496 circuits once it has been initiated by the attachment, is identical to an operator pressing the read key on the 5496 in an offline operation.


The 5496 read cycle feeds a card from the hopper, reads the data from the card (placing the data in the proper word on the delay line), and stacks the card in the stacker. After the entire card has been read onto the delay line, the 5496 signals the attachment that the first column of data is ready to be sent to CPU storage.


To transfer the data from the delay line to the CPU storage, the data recorder attachment steals a machine cycle from the CPU and signals the 5496 to make the next column of data available for transfer to the CPU. When the data is available, another cycle is stolen to transfer the data to storage. This sequence of data-available/stolen cycle continues until 96 data bytes (an entire card) have been transferred.

At the end of the data transfer, the 'read op' latch is reset and the operation ends. Error conditions other than parity checks must be detected by a sense instruction.

The flowchart of the operation gives a more detailed description of the read operation for the data recorder attachment.








PUNCH OPERATION


A punch operation is started on the 5496 if bits 6 and 7 equal 1 and 0 respectively in the Q byte. During the CPU I-R cycle, the 'punch op' latch is set for the operation and a cycle steal is requested from the CPU. When the cycle steal is granted by the CPU, the attachment transfers the first data byte from storage to the delay line in the 5496 (during the stolen cycle). The data recorder attachment continues transferring data bytes to the delay line with cycle steal operations until 96 bytes have been transferred. The transfer of data bytes 2 through 96 are requested by the 5496. The 'da rec punch busy' line is active during the time the 5496 is placing the data byte on the delay line. After the byte is placed in the proper delay line word, the 5496 drops the busy line to request another data byte from the CPU.


After 96 data bytes are transferred, the 5496 feeds a card from the hopper, punches the data into the card, prints the graphic characters represented by the data if desired, and stacks the card in the stacker. This operation of card feeding, punching, printing, and stacking is under complete control of the 5496 circuits once the 96 data bytes have been transferred from storage to the 5496 delay line. The data recorder circuits also signal the attachment that the operation is complete when the card is stacked in the 5496. This operation complete signal (command reset) resets the 'punch op' latch and the operation ends.

Error conditions other than parity checks must be detected by a sense instruction. If at any time the EBCDIC data from CPU storage is translated into a card code containing C or D bits (an invalid card code), the error is indicated by setting the 'status 4' latch and by lighting the I/O unit check light on the FE console in the CPU. The 5496 punches the translated bit code into the card (without the C and D bits) and prints the closest graphic that the 5496 can decipher from that bit configuration.

The flowchart of the operation gives a more detailed description of the punch operation for the data recorder attachment.







10-316

DIAGNOSTIC DATA OPERATION

A diagnostic data operation is started in the data recorder attachment if bits 6 and 7 equal 11 in the Q byte. During the I-R cycle of the CPU instruction, the data byte is sent to the 5496 attachment multi-purpose register. The data byte is then sent to the entry register of the 5496, which returns the data to the multi-purpose register for checking. At the end of the I-R cycle, the data byte remains latched-up on the data bus lines so that the field engineer can check voltage levels when searching for the cause of a trouble. The data bus circuits in the attachment can also be checked through programming by issuing a sense instruction following a start I/O diagnostic data instruction. The sense instruction provides the following information.


First Byte—Bit 5: This bit is on if the byte sent to the 5496 did not match the byte returned by the 5496. Otherwise this bit is off. The bit being on would indicate a problem either in the 5496 or the interface between the 5496 and the attachment,

Second Byte: This byte contains the data given to the attachment on the previous diagnostic start I/O. (In case of a compare error, this is not the same as the byte returned by the 5496.) If this byte does not agree with the byte sent on the diagnostic start I/O, it would indicate a problem in either the attachment or the CPU translator(s).

The block diagram shows the data flow for the start I/O diagnostic data operation.

- A start I/O loads data byte onto data lines at 'I-R cycle', 'clock 5',
 'phase B'. Data is static up to, but not including, data bus in assembler.
- A sense instruction puts a data byte in the core location following the status byte.
- Translate signal:

Active during 'I-R cycle' for data byte. Forced for 'SNS EB not 1st' byte.



DIAGNOSTIC CYCLE STEAL OPERATION


A diagnostic cycle steal operation is initiated in the data recorder attachment if bits 6 and 7 equal 00 in the Q byte. At the time the diagnostic cycle steal instruction is decoded, an 'early priority request' is made in the attachment and the read line is activated. At clock 2 time of the following cycle (I-R cycle), a cycle steal request is made to the CPU. When the request is granted, bit 7 of the data bus in assembler is set on so that the contents of the data recorder attachment LSR are incremented by +1. Following the cycle steal operation, the programmer can compare the contents of the LSR with its contents prior to the stolen cycle. (The programmer should load a known value into the LSR before the start I/O diagnostic cycle steal is issued.)

This diagnostic operation checks the cycle steal and LSR control circuits in the data recorder attachment. The block diagram shows the data flow for the diagnostic cycle steal operation.

- Start I/O diagnostic cycle steal decodes at clock 5 of I-Q cycle.
- Diagnostic cycle steal decode latch (RP311):

Set at 'I-Q cycle sample' (decode time). Reset at 'rd I/O cycle', 'clock 1'.

Note: 'rd I/O cy' latch operates as in a normal read cycle steal due to read gate being forced on.



LEGEND:

1) Op Code

BR0812

Section 11. CRT Attachment

This section of the 5406 FETMM contains the theory and maintenance diagrams for the 2265 Display Station Model 2 attachment. It consists of three chapters as follows:

Chapter 1. Introduction Chapter 2. Functional Units

Chapter 3. Operations

Contents

Chapter 1. Introduction 11-101

CRT Attachment (2 Parts) 11-101, 11-102 2265 Display Station Model 2 11-103 Load I/O Instruction Format 11-104 Test I/O Instruction Format 11-105 Sense I/O Instruction Format 11-106 Start I/O Instruction Format 11-107

Chapter 2. Functional Units 11-201

Introduction to Functional Units 11-201
Board Layout 11-202
Card 1 (2 Parts) 11-204, 11-205
Card 2 (2 Parts) 11-206, 11-207
Card 3 (2 Parts) 11-208, 11-209

Chapter 3. Operations 11-301

Introduction to Operations 11-301
Load I/O Instruction Flowchart 11-302
Load I/O Instruction Timing Chart 11-303
Test I/O Instruction Flowchart 11-304
Test I/O Instruction Timing Chart 11-305
Sense I/O Instruction Flowchart 11-306
Sense I/O Instruction Timing Chart 11-307
Start I/O Instruction Flowchart (2 Parts) 11-308, 11-309
Start I/O Instruction Timing Chart (3 Parts) 11-310, 11-311, 11-313
CRT Display Flowchart 11-314
CRT Display Timing Chart 11-315


CRT ATTACHMENT—Contents 5406 FETMM (2/71) 11-i

Chapter 1. Introduction

CRT ATTACHMENT

The IBM 2265 Display Station attachment is the interface between the display station and the CPU. It provides a means for the display station to use the facilities of the CPU to communicate with main storage. The attachment is located in the main gate of the CPU in position A-B1 and uses three, four wide cards

Instructions and data from the CPU are sent to the attachment via the data bus out (DBO) lines. Attachment information is returned to the CPU via the data bus in (DBI) lines. Control and timing signals not under program control are sent and received via control lines between the attachment and CPU.



BR0815

The CRT attachment contains logic to:

- 1. Decode program instructions
- 2. Detect error conditions
- 3. Generate cycle steal requests (CSR)
- 4. Address the LSR assigned to the CRT (CRTAR)
- 5. Modify the LSR address (generate constants)
- Check the LSR address to detect when 960 characters have been displayed
- Generate timing signals required by the display station for a display operation
- Indicate attachment and display station status (operating and error conditions)

Program Instructions

The CRT uses four program instructions. Each instruction is decoded by the CRT attachment to develop gate signals to initiate and control the specific operation as defined in the instruction Q and R bytes. Only instructions with the CRT address in the device address are accepted by the CRT attachment, The CRT address is 1001 (9).

The program instructions are as follows:

- 1. Load I/O (LIO)
- Test I/O (TIO)
- Sense I/O (SNS)
- 4. Start I/O (SIO)

Load I/O addresses the LSR assigned to the CRT to (1) load a core storage address of the CRT data field into the LSR, (2) gate the CRT attachment to retain the address where the data field began, and (3) reset the display station CRT beam to the upper left corner of the screen.

Test I/O is used by the program to test operating or error conditions of the CRT attachment and display station. Program branching may result from the indications returned from the test I/O instruction.

Sense I/O transfers CRT status information or the address in the CRT LSR into main storage to be used by the program.

Start I/O initiates or halts a CRT display operation. The start I/O halt may be used in diagnostic programs to check the operational status of the CRT attachment,

Error Detection

The CRT attachment checks for the following error conditions:

- 1. Data parity
- 2. Display station not ready

Data parity is checked at the DBO at all times. On each cycle steal granted to the CRT, parity is checked within the CRT attachment at the data register. (The data register stores the data byte received from the CPU.) Any parity error condition forces the CPU to a hard halt at the end of the cycle in which the parity check was detected. All parity checks are latched (retained) in the attachment in order to be checked by program instructions (test I/O or sense I/O). Parity check conditions are reset by:

- System reset
- Check reset
- The CRT attachment accepting a SIO instruction

A CRT not ready condition occurs when a start I/O instruction is issued to the CRT device and the display station power is not on. Not ready condition is indicated at the operator's console by lighting the CRT I/O attention lamp. The lamp remains lit until the CRT is made ready (power is restored to the display unit).

Cycle Steal Requests

Cycle steal requests are generated by the CRT attachment to signal the CPU to transfer data to the CRT or to modify the CRTAR (LSR) address. The CRTAR is selected during a cycle steal request to locate the main storage address of the data field (it may be a byte within the data field) or to modify the CRTAR address. CRT attachment cycle steal requests are thirteenth in priority of the cycle steal I/O devices. The CRT cycle steal request may be overridden by a higher priority I/O device and requires the CRT to keep issuing its cycle steal request until the CPU acknowledges the request by returning DBO bits 1 and 5. This signals the CRT attachment that the next machine cycle is granted to the CRT and is referred to as an I/O cycle.

Local Storage Addressing

Local storage register CRTAR is addressed by the CRT attachment by selecting LSR select lines 3 and 6, without ledger card device (with ledger card device installed on the printer, CRTAR is addressed with LSR select lines 6 and 7). The CRTAR is addressed during:

- 1. Cycle steal requests (CSR)
- 2. A load I/O instruction cycle
- 3. A sense I/O instruction

Cycle steal cycles address the CRTAR to locate the data field address and to modify the LSR address.

Load I/O instruction addresses CRTAR to load the LSR with the main storage address of the first byte of the data field.

Sense I/O instructions address the CRTAR to sense the address presently in the LSR and transfer the information into main storage.

Constants

Constants are generated by the CRT attachment to increment or decrement the CRTAR address. Constants are returned to the CPU during a cycle steal request, by activating DBI lines that represent the binary value of the desired constant, The constants generated are:

- 1. +1 (DBI line 7 during the modify lo cycle)
- 2. -192 (DBI lines 0 and 1 during the modify lo cycle)
- 3. -768 (DBI lines 6 and 7 during the modify hi cycle)

Modify plus one is generated each data transfer cycle steal to increment the LSR address to the next data byte in the data field. The LSR address is incremented by one until the LSR address is 960 above the starting address of the data field which indicates the end of the data field. A cycle steal request is then made to subtract 960 from the incremented address in the LSR to return it to the starting address of the display field so the CRT can display the data again. Subtract 960 must be broken into two times, as the LSR address contains two bytes. During the modify lo cycle, 192 is subtracted from the LSR lo byte, during the modify hi cycle 768 is subtracted from the LSR hi byte.

Local Storage Register Address Increment Checking

The LSR address must be checked for each increment of 64 or 960 above the starting address of the data field address.

Each increment of 64 of the LSR address indicates that the display station has displayed 64 characters (one line on the CRT screen) and the display station needs a retrace signal (to move the CRT beam back to the left side of the CRT screen). An increment of 960 indicates that the display station has displayed 15 lines and a restore signal is needed (to move the CRT beam to the upper left corner of the CRT screen in position to start another display cycle).

Attachment logic detects each increment of 64 and 960 in the LSR address and develops the signals to initiate a retrace or restore cycle in the display station.

Note: The data field starts on a XX01 boundary; therefore the 64th or 960th character is indicated when the LSR address is 65 or 961 respectively.

CRT Attachment Timing

CRT attachment logic provides the following timing signals to the display station:

- Step display
- 2. Start character generator
- 3. Reset display

Step display indexes the CRT beam to the next character position on the CRT screen. The 65th step display signal, which indicates the end of a line display, causes the display station to move the CRT beam to the left edge of the CRT screen, and the CRT attachment to generate a time-out signal (approximately 288 μ s) to allow the display station time to complete the retrace. Step display signals are generated at the start of each character display cycle and are 4.5 μ s in duration.

Start character generator signals the display station to start displaying a character. This signal is active 6 μ s after the beginning of step display and is 1.5 μ s in duration.

Reset display initiates a restore cycle in the display station (moves the CRT beam to the upper left corner of the CRT screen) and starts a delay in the CRT attachment to allow the display station to complete the restore cycle. This signal is also active when the attachment detects that the LSR address has incremented 960.

CRT Attachment Status

A sense I/O instruction causes the CRT attachment to gate the CRT attachment error latch and signal line conditions (status) onto the DBI and the information transferred to main storage. A test I/O instruction tests the CRT attachment for error or busy conditions and causes the attachment to return an indication about the result of the test to the CPU (I/O condition A and I/O condition B signals).

IBM 2265 DISPLAY STATION MODEL 2


The 2265 Display Station Model 2 provides visual access to data in main storage. Data is displayed on a cathode ray tube (CRT) in the display station in 15 lines of 64 characters in each line (960 characters). A character position marker (cursor) may be displayed at each character position either with or without the character. The cursor and character display are under program control.

System Console

There are no controls for the display station on the system console, only an indicator that lights when a program instruction is issued to the CRT and the CRT is not ready (power is off at the display station). The CRT I/O attention indicator remains lit until the CRT is made ready (power is turned on at the display station) or a system or check reset is performed. A system reset stops a display operation if one is in progress.

Data

The character set for the display station consists of 64 characters, each character is encoded in a 6 bit EBCDIC sub-set. The seventh bit is for cursor control. Format of the data byte for the CRT is as shown:



Each character may have a cursor displayed with it if bit 1 equals 0. No cursor is displayed if bit 1 equals 1.

The following table shows the characters the CRT can display and the 6 bit code for each.

Code	Character	Code	Character
Bit		Bit	
01234567		01234567	
000000 000001 000010 000011 000100 000101 000110	Blank A B C D E F	100000 100001 100010 100011 100100 100101 100110	- / S T U V W
001000 001001	H	101000 101001	Y Z
001010 001011 001100 001101 001110 001111 010000 010001 010010	¢.\(+\&JK\MNOc	101010 101011 101100 101101 101110 101111 110000 110001 110010 110011 110100 110101	Blank , % -> ? 0 1 2 3 4 5 6 7
010111 011000 011001 011010 011011 011100 011101 011110	P Q R ↑\$* > ;, 「	110111 111000 111001 111010 111011 111100 111110 111110	7 8 9 # @ = +

Bit 0 is not used.

Bit 1 is the cursor bit.

BR0814A

The data to be displayed is located in the display field in main storage.

If bit 1 = 0 a cursor is displayed with the character.

If bit 1 = 1 the cursor is not displayed.

If bit 1 = 0 and bits 2 through 7 = 0, only a cursor is displayed.


Local Storage Register

A local storage register (LSR), located in the CPU, is assigned to the CRT display station. This register (CRTAR) contains the address of the CRT display field in main storage. The display field contains the data to be displayed on the CRT display station screen. Before the start of a display operation, the CRTAR must be loaded with the main storage address of the first data byte in the display field. As each data byte is displayed, the LSR (CRTAR) address is updated by one so the next data byte is addressed when the LSR is addressed again.

The display field is a sequential 960 byte area in core that may start at any XX01 address. (XX is any hexadecimal address that is 960 bytes less than maximum core capacity.) The entire field (960 bytes) is displayed.

LOAD I/O (LIO) INSTRUCTION FORMAT

This instruction is issued to the CRT attachment to load the LSR (CRTAR) assigned to the CRT with the starting address of the display field in core storage. The format of the load I/O instruction is:




A display station CRT beam reset occurs during a load I/O instruction. (CRT beam is moved to the upper left corner of the CRT screen.) The CRT attachment starts a 288 μ s delay to allow time for the display station to complete the reset. This delay interlocks the attachment so that other instructions (except sense and test I/O) cannot start until the delay times out.

A ready condition in the display station is not needed for the load I/O instruction execution. If the CRT attachment is busy (in a display operation), the load I/O instruction is rejected by the CRT attachment and causes the CPU to reissue the load I/O instruction. (The CRT attachment is always busy when executing a SIO display instruction, therefore the CPU will hang in a loop (IR backup) until the system power is turned off or a system reset is performed.)

The CRT attachment must retain where the display field was started in main storage in order to check the LSR address for each increment of 64 and 960. The load I/O instruction is ANDed with the DBO lines and Not EB 1 cycle to set the required latches in the attachment.

TEST I/O (TIO) INSTRUCTION FORMAT

The test I/O and branch instruction test the CRT attachment for error or busy conditions and branches the CPU to a specific address if the condition tested for is met. The format of the test I/O instruction is:



Conditions that can be tested in the CRT are:

- 1. CRT busy
- 2. CRT check

CRT Busy (N Field Code = X1X)

A busy condition exists when the attachment is executing a start I/O display instruction.

CRT Check (N Field Code = X0X)

The following conditions cause a CRT check:


- 1. A parity error in the data register of the CRT attachment. (The data register contains the data byte for the CRT display.)
- 2. CRT display station not ready. This indicates that power to the display station is off. (Power on indicator on the 2265 is not lit.) The display station is made ready by restoring power to it.

The test I/O instruction is always executed.

SENSE I/O (SNS) INSTRUCTION FORMAT

A sense instruction is issued to the CRT attachment to transfer the attachment status or LSR (CRTAR) information into main storage.

The format of the SNS instruction is:



Store Status (N Field Code = X1X)

Two bytes of attachment status are transferred into main storage at the address specified by the storage address of the instruction. Status byte one is placed in the address as specified in the sense operand one address, status byte two is placed in storage at the operand one address minus one.

The status bytes are as follows:

Status Byte One

First E-B Cycle (Operand 1 Address)

Bit 0 Write op (diagnostic only)

Bit 1 Start char gen (diagnostic only)

Bit 2 Step-display (diagnostic only)

Bit 3 Cycle steal request (diagnostic only)

Bit 4 Display reset (diagnostic only)

Bit 5 Data register parity check

Bit 6 Display not ready

Bit 7 Cycle steal acknowledged (diagnostic only)

Status Byte Two

E-B Not First Cycle (Operand 1 Address Minus One)

```
Bit 0
Bit 1
Bit 2
Bit 3
Contents of
Bit 4
Bit 5
Bit 6
Bit 7
Bit P (regenerated)
```

Status bits 0 through 4, and bit 7 of status byte one and status byte two are used for diagnostic programs only. The diagnostic bits in status byte one are CRT attachment signal lines of the same name. The bits of status byte two are the data register outputs 0 through 7.

Store LSR (N Field Code = X0X)


The LSR address is stored at the operand one address specified in the instruction.

A sense instruction is always executed.

START I/O (SIO) INSTRUCTION FORMAT

A start I/O instruction is issued to the display station to start or halt a display operation. The halt instruction may also be used for diagnostic purposes.

The format of the start I/O instruction is:



Display (N Field = X1X)

The CRT attachment decodes the start I/O instruction when the device address in the Q byte equals nine (hexadecimal 1001). If the N field of the Q byte equals X1X (X may be either a one or zero) the CRT attachment is conditioned to start a display of the characters in the display field on the CRT screen. After the start I/O I-Q and I-R cycles are complete, the CRT attachment generates cycle steal requests. Each I/O cycle addresses the CRTAR (LSR) for the location of the display field and increments the LSR address by one so that the next selection of the CRTAR addresses the next sequential character in the display field. A data character is sent to the CRT attachment during the I/O cycle and this character is displayed on the CRT screen. As soon as the character is displayed, another cycle steal request is made for the next character in the display field. This action is repeated until the LSR address has incremented 64 (or a multiple of 64) above the starting address of the display field. Each increment of 64 in the LSR

address indicates that 64 characters have been displayed and a retrace is needed in the display station. A retrace delay of approximately 273 to 288 microseconds is started to allow time for the CRT beam to move to the left edge of the CRT screen in position for the next line of display. No cycle steal requests are made during the delay time-out. Cycle steal requests are started again when the retrace delay times out.

When the LSR address has incremented 960 above the starting address of the display field (actual address in the LSR is 961 because the display field starts on a XX01 boundary), a restore operation is needed in the CRT (end of frame) to return the CRT beam to the upper left corner in position to start a frame of display again. The same delay described for retrace is started for beam repositioning. The LSR address is decremented by –960 during the restore cycle, so that the CRT begins its display back at the start of the display field. Cycle steal requests are made after each character display to refresh the CRT screen at a rate of approximately 54 frames per second. If a new load I/O instruction is not issued to a new start I/O display instruction, the attachment begins its display with the character located at the current address in the CRTAR. The start I/O display instruction is accepted by the CRT attachment only when it is not busy and the display station is ready.

The CRT attachment is always busy when executing a SIO instruction. If a SIO instruction is issued to a busy CRT attachment, the CPU will operate in IR backup mode until the system power is turned off or a system reset is performed.

Halt (N Field = X0X)

A start I/O halt instruction is issued to the CRT to:

- 1. Stop a display operation.
- Determine if data flow to the CRT attachment is correct.

A start I/O halt stops the display on the CRT and ends further cycle steal requests. A start I/O display instruction must be reissued to the CRT before a display operation starts again.

For diagnostic purposes, a start I/O halt loads the data register in the CRT attachment with a data character during the I-R cycle of the instruction. The data register may then be sensed with a sense instruction and compared to the data sent to the data register to determine if the data was transferred to the CRT attachment correctly.

The CRT attachment accepts a start I/O halt instruction at any time.

Chapter 2. Functional Units

INTRODUCTION TO FUNCTIONAL UNITS

Chapter 2 contains the functional units of the CRT attachment and the error checking circuits.

The first page of the chapter is a board layout of the CRT attachment. It is broken down into cards and contains the following information:

- 1. Card locations.
- 2. Circuits found on that card.
- ALD page reference numbers that describe the circuits found on the card.
- 4. Card type number. The part number of the card will change each time that the card has an engineering change to it. The card type number, however, will always stay the same.

The card location number appears on each page, or section of a page, that describes the circuitry on that card. For example, $\Omega 2$ on a page refers to LSR select.

Symbols

Figures within this chapter contain the symbols: numbers in squares, and letters in circles. These symbols refer to text, marked with an identical symbol, that describes or explains the function of the unit marked in the figure.




2

W

V

3



CRT Attachment Board B1* on Gate A (A-B1)

Board B1 also contains:

- Channel banks
 Keyboard attachment
 Data recorder attachment

System Reset

1 CRT DISPLAY STATION TIMING

- A CRT display station basic timing is provided with the trigger ring counter and its decoding logic. The counter is indexed at the trailing edge of each clock 6 time when the 'counter run' latch is set. During a display operation a cycle steal is requested whenever 'counter run' is not active.
- B Twelve microsecond decode ANDed with a 'D register' one bit position gates the turn off of the 'character control' latch when the counter indexes to 8. This is the time required by the CRT to display a character without a cursor. The 'D register' input signals the decode block if a cursor is not to be displayed with this character. If a cursor is to be displayed, the 'D register' input prevents the turn off of the 'character control' latch until a later time. Fifteen microsecond decode turns off the 'character control' latch at counter 10 time and provides the timing to the CRT when a cursor is displayed with the character.
- 'Character control' latch is set at the start of each character display cycle. It remains set for either 12 or 15 microseconds depending on which turn off decode block gates its reset at clock 8 time. 'Character control' is active for the length of time to display one character (with or without a cursor) and includes the time to index the CRT beam to the next position. 'Character control' ANDed with another counter decode condition, '6 microsecond', activates the CRT interface line 'start character generator'.
- 'Step display' latch is set at the same time that 'character control' is set. 'Step display' remains set until counter four time. The 'step display' latch generates a CRT interface signal of the same name and is used to index the CRT beam to the next character position on the CRT screen. 'Step display' is active for 4.5 microseconds.
- The 'retrace' latch is active to generate a timing delay in the CRT attachment to allow time for a CRT beam retrace or restore operation. 'Retrace' latch active prevents 'character control' from generating a reset counter run signal and allows the counter to index to a count of 192. The time of the delay generated may vary due to the actual count in the counter at the time 'retrace' is active, but is 273 to 288 microseconds. 'Retrace' latch is reset when the counter reaches 192 and during load I/O commands.
- (64th character) to delay the step display signal to the CRT unit. The 65th step display signal resets a counter in the display unit to move the CRT beam back to the left side of the CRT screen to begin another line of display. Without delaying the step display signal, the CRT may distort (cut off) the trailing portion of character or cursor strokes for the 64th character, due to an early retrace signal.

2 CRT ATTACHMENT SELECTION

'CRT select' is set during the I-Q cycle of an I/O instruction and is the gate to indicate that the information on the DBO is for the CRT. A gate to set the condition register is generated at this time.

RESET FOR LOAD I/O INSTRUCTION

'LIO reset' is generated at 'EB not 1' cycle to indicate the last machine cycle of a load I/O instruction.

4 DBO PARITY ERROR

'DBO parity latch' is set whenever an error (parity) is detected on DBO at clock 5 time in an I/O instruction, or clock 1, 5, or 7 time during a cycle steal cycle.

STATUS GATES FOR SENSE INSTRUCTION

Gate status one and gate status two are generated to gate the sense bytes onto DBI at 'EB-1' and 'EB not 1' respectively. The parity of the sense bytes may not be odd, therefore a parity generate signal 'gate sense parity' is provided at each sense byte time.

11-206 Ackd

1 CYCLE STEAL REQUEST

- A The 'write' latch is set when a CRT start I/O display instruction is decoded. The 'write' latch is turned off by a start I/O halt instruction or by the CRT display station going to a (not) ready condition (power off).
- B Cycle steal requests are made when: (1) the CRT 'write' latch is on, (2) 'counter run' is inactive, (3) the display station is not timing out for a restore or retrace delay, and (4) 'processor run' is active.
- C 'Set LSR address' gates the 'not 6' and 'not 7' latches during the 2nd cycle of a load I/O instruction. LSR hi address is on the DBO at this time.
- D'I/O meter run' is on if the 'write' latch is on and conditions for 'process run' are met.

2 ERROR DETECTION

- A 'Command reject' and 'I/O attention' indicate conditions of the CRT display unit and CRT attachment status. 'Command reject' latch is set if:
 - 1. The 'write' latch is set and a load I/O instruction attempted.
 - The 'write' latch is set and a start I/O (display) is attempted.
 Start I/O halt instruction is always executed.
 - 3. A start I/O display instruction is attempted and the display station is not ready (power off).
- B 'I/O attention' latch is set if a start I/O instruction is attempted and the display station is not ready.
- The 'CRT ready' line from the 2265 is sampled with clock zero. The 'display ready' latch is set if the ready line is active. A single shot stabilizes the turn on of the 'display ready' latch if the ready line is erratic.

3 I/O INSTRUCTION

- A This logic is active when the CRT attachment is decoding an I/O instruction.
- B 'Gate parity check' is a condition to set the 'parity error' latch if the DBO parity is even during the following times:
 - 1. An I/O instruction I-O cycle
 - 2. A start I/O instruction I-R cycle
 - 3. An I/O cycle
 - 4. A load I/O instruction during EB not 1 cycle

4 LSR SELECT


- The CRTAR (LSR) is addressed with LSR select lines 3 and 6 if the ledger card device is not installed on the system printer. If ledger card is installed, CRTAR is selected with LSR select lines 6 and 7. The LSR is selected for:
 - 1. A load I/O instruction to load the starting address of the data field into the LSR.
 - 2. An I/O cycle to modify the LSR address plus 1 for each I/O cycle or to subtract 960 from the updated address.
 - A sense instruction to sense the address in the LSR and transfer the information into core storage.
- 'Pri select' latch is set when the CPU acknowledges a CRT I/O cycle request by returning DBO 1 and 5 active at clock 8 time. 'Ack'd' is set at clock 0 time to extend LSR selection into the next adjacent CPU cycle for LSR address increment checking and to modify the LSR address. 'Ack'd' ANDed with clock 6 starts the CRT timing cycle.

I/O CONDITION A AND B CONTROL

I/O condition A and B are used together to indicate to the CPU (1) the status of the CRT attachment when an instruction is issued to it, and (2) error conditions during an operation.

		1/0 4+	achment Co	aditi an	I/O Co	ndition	CPU Reaction
		1/O Att	laciiment Coi	idition	Α	В	CFO Reaction
		Inc	orrect DBO F	Parity	1	1	Processor Check Stop
			Q Byte Not	Correct	0	0	Processor Check Stop
I-Q Cycle			Sense	e Instruction	· 0	1	Proceed to Next Sequential Instruction
of Any I/O	Correct	Ca	SIO	Reject Instruction	1	0	Retry I/O Instruction
Instruction	DBO Parity	Correct	or LIO Instruction	Accept Instruction	0	1	Proceed to Next Sequential Instruction
	}	Byte	Test I/O	Condition Not Met	0	1	Proceed to Next Sequential Instruction
			Test 1/O	Condition Met	1	0	Branch to Effective Address
SIO I-R, LIO E-B,		Inco	rrect DBO Pa	rity	1	1	Processor Check Stop
and I/O Cycles		Corr	ect DBO Pari	ty	0	0	Continue as Normal

BR0820



1 DBO REGISTER

- Receives data and control information from DBO.
- Output is parity checked.
- Latches up (retains its status) when a DBO register parity error is detected.
- Output is gated into other CRT attachment logic.

DATA REGISTER (D REGISTER)

- Is set during a start I/O I-R cycle or during an I/O cycle.
- Status may be sensed with a sense instruction.
- Positions 1 through 7 are gated to the display station and contain data for the CRT display. Position 1 is the cursor bit, 2 through 7 are data.
- Output is parity checked. If an error is detected, unit check latch is set.


3 DBI REGISTER

- Output is parity checked. A parity bit is generated if one is needed.
- Is reset at sample DBO time during clock 0, 2, 4, and 6 time. The 'parity bit' latch is reset at each phase C time.
- Input may be from three sources: (1) 'D register' output, (2) CRT status, and (3) constants generator, modify +1, -192 and -768.

4 LSR ADDRESS 64 and 960 INCREMENT CHECK

The data field for the CRT display station may start at any hexadecimal XX01 address. (XX is any core address that is 960 bytes less than maximum core capacity.) The CRT attachment must retain an indication of where the data field was started in order to check for each increment of 960 above the starting address. This indication is needed in the attachment to signal the end of the data field and perform a restore cycle in the display station. A hexadecimal count of 960 requires more bit positions than a hexadecimal byte contains; therefore the two least significant bits of the LSR hi address are used to extend the count to include 960.

Format of the bit value assignment of the LSR address:



Checked when the LSR hi byte is on the DBO. 512 and 256 in combination = 768. If 193 latch was set during LSR lo time, bits 6 and 7 are exclusive OR'ed with not 6 and not 7 latches for 961 indication.

BR0821A

Note: The data field starts on a XX01 boundary, therefore the LSR address indicates 65 for an increment of 64 or 961 for an increment of 960

During a load I/O instruction when the LSR is loaded with the address of the display data field, two latches ('not 6' and 'not 7') are set or reset together to retain the binary boundary (256 or 512) at which the data field address started. The 'not 6', 'not 7' latches are set during the second cycle of the load I/O EB cycles when the LSR hi portion of the address is on DBO.

The conditions to set-reset the 'not 6', 'not 7' latches are as shown:

DBO	Bits		Not	Not	
6 a	nd 7		6	7	
0	0		0	0	
0	1		1	1	
1	0		1	0	
1	1		0	1	

0 = latch reset or inactive condition

1 = latch set or active condition.

BR0822A

The 960 count is spread across two LSR address bytes. Each byte is on the DBO at separate times. As a result, the 960 increment check must be made at two different times. During the time the LSR lo address byte is on DBO, it is checked for an increment of 192. If the 192 check is positive, the 193 latch is set to gate a check for 768 in the LSR hi byte. During the time the LSR hi address byte is on the DBO, gated by the '193' latch, the DBO lines are exclusive O Red (OE) with the 'not 6', and 'not 7' latches to check for an increment of 961.

The conditions needed to set the 961 signal are as shown:

DBO	Bits	Not	Not	
6 a	nd 7	6	7	
0	0	1	1 \	
1	1	0	0	and '193' latch = 961
1	0	0	1 (and 193 laten - 901
0	1	1	ο,	•

BR0823A

During the time the LSR Io address is on DBO, DBO lines 2 through 6 are checked for zero and line 7 is checked for 1. If lines 2 through 6 are zero and line 7 is 1, this indicates an increment of 64. The '65' latch is set to gate the CRT attachment for a retrace operation.

5 CRT ADDRESS—CONDITION 6 REGISTER

These lines are conditioned from the DBO register. The CRT address is indicated when DBO bits 0 through 3 equal 1001 (9).

'Condition 6' register is set when bit 6 of the Q byte of an I/O instruction equals a 1 (active state). I/O instructions for the CRT have only two options (i.e.: start I/O display or halt). 'Condition 6' register gates the attachment logic for one option when it is set and the other option when it is reset.

6 CONSTANTS

This logic:

- Provides constants to increment or decrement the LSR address.
 +1 is generated each I/O cycle to increment the LSR address to the next data character in the display field. –192 and –768 decrement the LSR address when the end of the data field is indicated.
 –192 and –768 modify the LSR Io and hi respectively.
- 'Binary subtract' is active during the time -192 and -768 are generated to cause the ALU (in the CPU) to subtract.

7 RESET DISPLAY

This logic:

- Is part of an interface to the 2265 II
- Resets the display unit beam to the upper left corner of the CRT
- Starts a 288 (approximately) microsecond delay within the CRT attachment to allow time for the CRT beam to restore or retrace
- Starts a reset display when:
 - A load I/O operation is issued to the CRT.
 - 'System reset' is active.
 - 3. The LSR address has incremented 960.

Chapter 3. Operations

INTRODUCTION TO OPERATIONS


Chapter 3 contains detailed flowcharts and timing charts of the operations performed by the CRT display station attachment.


Flowcharts

The flowcharts contain three levels of information. By reading down the heavy dark lines, the reader can learn the major objectives of the operation. The second level of information is obtained by reading the information in the boxes that branch off the heavy dark line. The information that is contained in each block in a heavy dark line is explained in the blocks that branch off from it. The third level of information is contained in the note blocks (open ended blocks) that branch off the second level blocks. Information in these blocks is intended to explain why an action has been performed.

Timing Charts

The timing charts in this chapter are to be used to supplement the information found in the flowcharts.






▼ 2

										I-Q								ЕВ	1							ЕВ	No	t 1								
		Clock	5	6	7 8	0	1	2	3	4	5	6	7	3 0)	1 2	3	4	5	6	7	8	0	1	2	3	4	5	6	7	8	0	1	2	3 4	4 5
No.	Signal Name	Logic									CF	PU I	-H1	or I	-L1	Сус	les						i													
1	LIO	CT301					A0011111		200.3	****************			Cycles o			200																	object of			
2	IQ	CT121																																		
3	EB 1	CT121												333	STATE OF	Calon Malani / Mi	205																			
4	EB Not 1	CT301																																		
5	CRT Address on DBO	CT241										.															LS	R (Hi)							
6	Data Parity	CT121																											-							
7	CRT Select	CT311																																		
8	I/O Condition A or B	CT311					,						Service .																							
9	LSR Select (DBO Lines 3 & 6 or 6 & 7 with LCD)	CT331														(Lo)							(Hi)											
10	Command Reject (if busy-write latch set)	CT321																																		
11	LIO Reset	CT101					1								v V									Na zask		SANS CO.										
12	Start CRT Timing	CT331																							d L											
13	Reset Display	CT211												T	-												1						288		: (=	
14	Set LSR Addr (See 6, 7 latches if corresponding DBI line active)	CT101																											1) c	lelay	/	<u>Г</u>	
15	Reset 6, 7 latches	CT201																																		

В


A




- I-Op ΙQ CPU I Cycles -Clock 5 6 7 8 0 1 2 3 4 5 6 7 8 0 1 2 3 4 5 6 7 Signal Name Logic 1 TIO CT301 CT121 Data Valid on DBO CT201 Data Parity CT121 CRT Select CT311 Condition Register 6 (if test for busy) CT241 I/O Condition A or B CT311 Command Reject (if parity error) CT321

2

В





W 2 - I-Op I Q EB 1 EB Not 1 5 6 7 8 0 1 2 3 4 5 6 7 8 0 1 2 3 4 5 6 7 8 0 1 2 3 4 5 6 7 8 0 1 2 3 4 5 Clock Signal Name Logic SNS CT301 2 IQ CT121 3 EB 1 CT121 EB 2 CT301 Data Valid on DBO CT201 6 Data Parity CT121 CRT Select CT311 Condition Register 6 (if sense status) 8 CT241 CT311 I/O Condition A or B Command Reject (if parity error) CT321 LSR Select (if store LSR) CT331 Gate Status Bytes CT121 Status byte 1 Status byte 2

each phase C

В


13


DBI Register Reset


DBI Parity Reset

CT331

CT201







3

		and the second of the second																		4											W		
				<u>}_</u>	I-Op					IQ						IR	1					1	/o c	ycl	e(s)								
			Clock	5	6 7	8	0	1 2	3	4 5	5 6	7	8 0	1	2 3	3 4	5	6 7	7 8	0	1	2	3 4	4	5 6	7	8	0	_)		
	No.	Signal Name	Logic																		-												
	1	SIO	CT301			****						Sec. 10					Store.																
	2	ΙΩ	CT121				V-13.00		s/4 Forto		decar.	au ist															* :						
	3	IR	CT301												. 1989, 38				35.35.4														
	4	Data Valid on DBO	CT201																														
	5	Sample DBO Parity	CT121												- 1								1			-							
١	6	CRT Select	CT311									·	s	Selec	t Inac	tive	Here	if C	omr	nanc	is F	Reje	cted	l									
	7	Condition Reg 6 (if write op)	CT241																														
	8	I/O Condition A or B	CT311																								-						
	9	Check Reset	CT301																														
	10	Command Reject (if display (Not) ready or second SIO and 'write' active)	CT321											<u> </u>						-								-					
	11	Reset Cond Reg 6	CT241																														
	12	Set Cond Reg 6 (if write op, DBO 6 = 1)	CT241		-									-																			
	13	Write Latch (Write Command)	CT321					-										الروس							, - · · ·					rops			_
	14	Cycle Steal Request	CT331																		_		Regi	LIEST	CVC	le st	eal (cycle		IO Co		ana. ors rec	ruest

Start I/O Write Operation and First Cycle Steal Request

2

-

		Clock	0	1 2	2 3	4	5	6	7	8 0	1	2	3	4	5	6	7	8	0	1	2 :	3 4	1 5	6	7	8	0	1	2 3	3 4	- 5	6	7	8
No	. Signal Name	Logic																																
1	Cycle steal request	CT331																																
2	Data on DBO	CT201					Pri	assig	ın (E	ВО	1.8	k 5)		[Data	LS	RL	0	LS	RH	li													
3	Sample DBO	CT121								28							-																	
4	Pri Select	СТ331								202333			c. 16342	100 320	3/1/201	50350	2014																	
5	Pri Req Ack'd	CT331								3825		(5-6Y).						dans.	3934 S 7	X88.5.														
6	LSR Select	CT331							9					02/04/																				
7	Data on DBI	CT231								Р		Р	+1	1 Lo	· 0	Hi										********								
8	Set D Reg.	CT331													is and							, , , ,			-									
9	Start CRT Timing	CT331																																
10	Data Reg to CRT	CT221													ar to discourse						*050	. Noge		all all all all all all all all all all		5042045				and the	Park and the			
11	Test DBO for Retrace	CT211							~~~							(Clo	ck 7	7)			٠.			-										
12	65 latch (if DBO 2 thru 6 = 0 DBO 7 = 1)	CT201				-																												
13	193 latch (if DBO 0 and 1 each = 1	CT201					-									г												-						
14	Test LSR for Restore (961 Count)	CT201																		G101														
15	Restore latch (if Hi plus Lo = 961)	CT211																				_							_					
16		CT101																		<u> </u>				_			_			_				

I/O Cycle - Modify CRTAR Address Plus One

В


 \triangledown


																	((
			Clock	2 3 4	5 6	5 7	8 0	1	2 3	3 4	5 (6 7	8	0	1 2	3	4)	6	7	8 0) 1	2	3	4 5	6	7	8	0 1	2	3	4	5 (5 7	8	0		
	No.	Signal Name	Logic	Cycle Requ	Steal lest												→,•	7	Асу	cles	steal	req	uest	is ma	de d	durin	g th	nis int	erva	al to	mod	lify	LSR	-960).		
	1	Data Valid on DBO	CT201							[Data	LSR	Lo	LSF	R Hi		7)						Da	ta L	SR	Lo	LSR	Hi								
	2	Set 'Pri Select' latch	CT331															<u></u>																			
	3	Primary Select CRT	CT331														() (_																		-	
	4	Pri Req Ack'd	CT331) (•
	5	Data on DBI	CT231				Р		Р -	+1 Lo	0+ 0	Hi) () (P	Р	-19	2 Lo	-70	88 H	i										
Α	6	Set D Reg	CT121	-							_) () (_																	•		
	7	Start CRT Timing	CT331) _() (ı											
	8	Data Reg to CRT	CT221						:) =() (_	_																(
	9	Strobe for 65, 193 latch set	CT301														())))	
	10	65 Latch if DBO 7 = 1 and DBO 2 thru 6 = 0	CT201														<u> </u>																				
	11	193 Latch (if DBO 0 & 1 active)	CT201										-			`	() (
	12	Strobe for Restore	CT211															<i>)</i>																			
	13	Restore Latch	CT211) =() (===																			
	14	Retrace Latch	CT101	-													() (273	s use	c to	288	usec				
	15	Step Display	CT101												ò)
	16	Bin Sub	CT211															<u></u>																			
	17	LSR Select Lines 3 & 7	CT331						~~~								_() (

Cycle Steal Request — LSR address = 961 — Subtract 960 from LSR address

В

3






CT101

CT101

A

11-309



В

Index

A Register Controls 4-040	Alternate Program Load Device 1-210
A/B Register Parity 2-090	Interface Circuits 1-210
Access Panels 1-601	Maintenance 1-211
Add Characters Timing Chart 5-084	Programs 1-210
Add Decimal Diagram 5-104	Bootstrap Loader 1-210
Add Logical Characters Diagram 5-082	Diagnostic Control Program 1-210
Add Logical Characters Flowchart 5-080	Tape Loader 1-210
Add to Register Diagram 5-062	Setup 1-211
Add to Register Flowchart 5-060	Tapes 1-210
Add to Register Timing Chart 5-064	Alternate Track 8-104
Add Zoned Decimal Diagram 4-104	ALU 4-010
Add Zoned Decimal Flowchart 5-100	ALU Controls 4-014, 4-016
Address Marks 8-104, 8-224	ALU P Bit Generation 4-012
Addressing Scheme Table 1-102	ALU Parity 2-100
Advance Program Level—CPU	APL (see Advance Program Level)
Advance Program Level Flowchart 5-200	APLD (see Alternate Program Load Device)
Advance Program Level—Data Recorder	Attachment Status, CRT 11-102
Description 10-115	Attachment Timing, CRT 11-101
Error Conditions 10-115	
Flowchart 10-304	
Instruction Format 10-115	B Register Controls 4-044
Parity 10-115	Bi-directional Print Operation 9-342
Q Byte 10-115	Bi-directional Print Operation Flowchart 9-343, 9-344
Timing Chart 10-305	Bi-directional Print Operation Timing Chart 9-345
Advance Program Level—Disk 8-108	Bi-directional Printing 9-102
Advance Program Level—Keyboard-Console 7-117	Bit Count Appendage (BCA) 8-101, 8-104
Advance Program Level-Printer and LCD	Bit Ring, Disk 8-224
Application 9-106B	Board Layout, CRT 11-202
Error Conditions 9-106B	Board Layout, Okt 17 202 Board Layout, Data Recorder 10-202
Description 9-106B	Board Layout, Disk 8-203
Flowchart 9-304	Board Layout, Keyboard-Console 7-202
Instruction Format 9-106B	Board Layout, Reyboard-Console 7-202 Board Layout, Printer and Ledger Card Device
Parity 9-106B	Attachment 9-202
Q Byte 9-106B	Branch on Condition Flowchart 5-130
Timing Chart 9-305	Bridge Basic Storage Module Maintenance
Alter SAR Diagram 5-232	(see Storage Module Maintenance)
Alter SAR Flowchart 5-230	BSM Maintenance (see Storage Module Maintenance)
Alter SAR Timing Chart 5-234	Dam Maintenance (see Storage Module Maintenance)
Alter Storage Diagram 5-242	
Alter Storage Flowchart 5-240	C Byte 8-104
Alter Storage from Keyboard 1-207	Cable Channel 1-605
Alter Storage from Keyboard Flowchart 7-314	Card Extender 1-209
Alter Storage Operation—Keyboard-Console 7-313	Card Extender 1-209 Card Skew Check, LCD 9-522
Alter Storage Procedure 1-207	Card, System/3 10-102
Alter Storage Timing Chart 5-244	Carriage, Dual Feed 9-102
Autor Storage Tilling Chart 3-2-T	Carriago, Duar rocu 7-102

Carry Check 2-070 Cassette, Tape (see Alternate Program Load Device) CE Diagnostic Probe 1-208 CE Panel Register Display Unit 1-204 CE Track, Disk 8-104 Chaining Print Commands 9-103 Channel P Check 2-140 Character Codes, Data Recorder 10-107 Character Set, Data Recorder 10-102 Character Set, Printer 9-102 Check Counter Check, Disk 8-236 Checks, Disk 8-228, 8-232 Clock, CPU 4-020 Clock, Disk 8-244 Code Conversion Chart 1-116, 1-117 Command Byte Structure, Printer 9-103, 9-109 Command Chaining, Printer 9-103 Command Field Format, LCD 9-403 Command Field, LCD 9-403 Commands, LCD 9-403 Compare Logical Characters Diagram 5-082 Compare Logical Characters Flowchart 5-080 Compare Logical Characters Timing Chart 5-084 Compare Logical Immediate Diagram 5-090 Compare Logical Immediate Flowchart 5-092 Condition Code, CRT 11-207 Condition Code Response Flowchart 1-111 Condition Register 4-050 Condition Register Settings Chart 1-112 Condition 6 Register, CRT 11-209 Console 1-202 Console Lamp Replacement 1-409 Console Lights Diagram-Keyboard-Console 7-205 Constants, CRT 11-102 Constants Diagram, CRT 11-208, 11-209 Control Counter, Disk 8-222 Control Latches Diagram-Keyboard-Console 7-207 Controls, CRT 11-103 Count Byte, LCD 9-402 Count Byte, Printer 9-104 Cover, Locations 1-601 Cover and Panel Removal 1-601 CPU Cycle Pattern 1-115 CPU Data Flow 3-010

CPU Timing 1-113

5406-Index 5406 FETMM (6/71) X-1

CRT Address Decode 11-209		
CRT Address Register 11-103		
CRT Attachment 11-101		
CRT Attachment Timing 11-101		
CRT Card Diagrams		
Card 1 11-204		
Card 2 11-206		
Card 3 11-208		
CRT Character Codes 11-103		
CRT Code Conversion Chart 1-118		
CRT Console Indicator 11-103		
CRT Constants 11-102		
CRT Control Data Flow 11-208		
CRT Cycle Steal Requests 11-101		
CRT Data 11-103		
CRT Display Flowchart 11-314		
CRT Display Station Timing 11-205		
CRT Display Timing Chart 11-315		
CRT Error Detection 11-101		
CRT Local Storage Register 11-103		
CRT Program Instructions 11-101		
CRT Select 11-205		
CRT Timing 11-102 CRTAR 11-103		
Cursor CRT 11-103		
· ·		
Cycle Controls 4 030 4 032		
Cycle Controls 4-030, 4-032		
Cycle Pattern, CPU 1-115	10.200	
Cycle Steal Controls Diagram, Data Recorder	10-208	
Cycle Steal Controls Diagram, Printer 9-211		
Cycle Steal Request, CRT 11-207		
Cycle Steal Request Priority 4-064		
Cycle Steal Requests, CRT 11-101		
Cycle Steal Requests, Disk 8-210, 8-240		
Cycle Steal Requests, LCD 9-513		
Cycle Steals, Data Recorder 10-209		
Cyclic Code Characters, Disk 8-101, 8-104		
Cylinder 8-104		
Cylinder Address 8-104		
Note Assembler ICD 0.510		
Data Assembler, LCD 9-518 Data Bus In 4-060		
Data Bus In Assembler, CRT 11-209		
Data Bus In Assembler, LCD 9-510		
Data Bus In Assembler, Printer 9-207		
Data Bus Out 4-065		
Data Bus Out Register, Printer 9-205		
Data Check, Printer 9-110		
Data Field, Disk 8-105		
Data Field, LCD 9-402, 9-626		

Data Flow
CPU 3-010
CRT 11-208
Data Recorder 10-118
Disk 8-116, 8-204
Keyboard Attachment 7-120
Keyboard Operations 7-120
Ledger Card Device Attachment 9-502
Printer 9-201
Data Recorder 10-101
Data Recorder Attachment 10-101
Cycle Steals 10-101
Description 10-101
Local Storage Register 10-101
Priority Request 10-101
Data Recorder FE Latch 1-412
Data Recorder Interface Lines 10-203
Data Recorder Maintenance 1-412
Data Recorder Punch Operation 10-111
Data Recorder Punch Operation Diagram 10-110
Data Recorder Read Operation 10-109
Data Recorder Read Operation Diagram 10-108
Data Recorder Registers 10-206
Data Recording, Data Recorder 10-103, 10-105
Data Register, CRT 11-209
Data Separator 8-208
Adjustment 8-208, 1-411
Data Storage, Disk 8-103
DBI Assembler, Data Recorder 10-207
DBI Assembler—Keyboard-Console 7-204
DBI Parity 2-080
DBI Translator 4-060
DBO Parity 2-110
DBO Register, CRT 11-209
DBO Register, Data Recorder 10-205, 10-207
DBO Translator 4-065
DCP (see Diagnostic Control Program)
Decimal Conversion Chart 1-112
Decimal Data Storage Chart 1-115
Decode Device Address, Data Recorder 10-205
Delay Line, Data Recorder 10-103
Delay Line Flag Bits 10-104
Device Status, Disk 8-109
DFCR 8-105
DFDR 8-105
Diagnostic, CE, Disk 8-107
Diagnostic Control Program 1-201
Diagnostic Cycle Steal Operation Diagram, Data Recorder 10-317
Diagnostic Data Operation Diagram, Data Recorder 10-317
Diagnostic Programs 1-201
Diagnostic Start I/O, Data Recorder 10-117

Difference Counter, Disk 8-212 Disk Attachment Busy 8-108 Cycle Steal Requests 8-210, 8-240 Error Detection 8-228, 8-232 File Control Unit (FCU) 8-101 Local Storage Registers 8-105 Parity Error 8-101 Program Instructions 8-101, 8-107, 8-108, 8-109, 8-111 Serializer De-serializer (SER-DES) 8-248 Timing 8-101 Disk Control Field 8-105 Disk File Control Register (DFCR) 8-105 Disk File Data Register (DFDR) 8-105 Disk Instructions Load I/O (LIO) 8-107 Diagnostic CE 8-107 Sense I/O (SNS) 8-109 Start I/O (SIO) 8-111 Read Data 8-111 Read Data Diagnostic 8-111 Read Identifier 8-111 Read Verify 8-111 Scan Equal 8-111 Scan High or Equal 8-111 Scan Low or Equal 8-111 Seek 8-111 Write Data 8-111 Write Identifier 8-111 Test I/O (TIO) 8-108 Not Ready or Error 8-108 Disk Storage Drive Maintenance 1-411 Display Station, 2265 Model 2 11-103 Display Storage Diagram 5-252 Display Storage Flowchart 5-250 Display Storage Timing Chart 5-254 Drive Check, LCD 9-522 Dual Feed Carriage 9-101 Dual Program Feature 4-073, 4-074 Edit Diagram 5-112 Edit Flowchart 5-110 Edit Timing Chart 5-114 | Eject, LCD 9-623 Element Return Command, Printer 9-103 Element Return Flowchart, Printer 9-314, 9-315, 9-317 Element Return Timing Chart, Printer 9-318, 9-319 Encode Board 7-203 Encode Board Maintenance 1-409

End of Forms, Printer 9-104

Environmental Recording 1-207	File Drawer Service Position 1-411
Error Checking Diagram, Printer 9-212, 9-213	Flag Bits, Data Recorder 10-104
Error Conditions Diagram, Data Recorder 10-210	Flag Bits, Disk 8-104
Error Conditions, Disk 8-228, 8-232	Forms Control 9-101
Error Detection, CRT 11-101	Forms Recognition, Printer 9-104
Error Detection, LCD 9-404	Function Keys 7-106, 7-107
Error Recovery, Printer 9-110, 9-111	Functional Units Index, Disk 8-202
Error Recovery Procedure 1-207	Functional Units, LCD 9-501
Extenders	Tunonomia omas, nos
Card 1-209	
Pin 1-209	Gaps, Disk 8-104
1 m 1-20)	Gate Locations, CPU 1-602
	General Operation, LCD 9-404
E Durto Diele 9 104	General Operation, ECD 3-404
F Byte, Disk 8-104	
FCU (File Control Unit) 8-101	II 14 D I 1 F1
FE Console Panel—System Maintenance 1-204	Halt Program Level Flowchart 5-210
FE Control Panel Indicators 1-204	Head Register, Disk 8-212
Address Compare 1-205	Head Settle Counter, Disk 8-210
Clock 1-205	Hexadecimal Addition Chart 1-113
Interrupt 1-205	Hexadecimal Conversion Chart 1-112
I/O Check 1-205	Horizontal Cycle Check, Printer 9-110
Machine Cycles 1-205	
Register Display 1-204	
Rotary Display 1-204	IBM 5444 Disk Storage Drive
FE Control Panel Switches 1-205	Alternate Track 8-104
Address Compare 1-206	CE Track 8-104
Address/Data 1-205	Configurations 8-102
Address Increment 1-206	Cylinder 8-104
BSCA 1-205	Data Storage 8-103
CE Mode Selector 1-207	Double Frequency Recording 8-103
Check Reset 7-111, 1-206	Models 8-102
File Write 1-205	Operator's Console 8-102, 8-103
I/O Check Switch 1-205	Sector 8-104
I/O Overlap 1-205	Track Format 8-104
LSR Display Selector 1-206	Address Marks (AM) 8-104
Parity 1-205	
· · · · · · · · · · · · · · · · · · ·	Bit Count Appendage (BCA) 8-104
Program Load 1-207	Cyclic Code Characters 8-104
Start/Stop 1-206	Data Field 8-104
Storage Test 1-206	Flag Bits 8-104
System Reset 1-206	Gaps 8-104
FE Latch, Data Recorder 1-412	Identifier Field (ID) 8-104
Feed, Read ID, and Eject (LCD) 9-613	Index 8-104
Feed, Read ID, and Locate (LCD) 9-613	Sector Address 8-104
Field/Operation Lights Code 7-106	ID Number, LCD 9-401
File Drawer Interlock Adjustment 1-411	Identifier Field (ID), Disk 8-104

I-H Cycle Diagram 5-032 I-H Cycle Flowchart 5-030 I-H Cycle Timing Chart 5-034 I-L Cycle Diagram 5-032 I-L Cycle Flowchart 5-030 I-L Cycle Timing Chart 5-034 IMP (see Integrated Maintenance Package) Increment Checking, CRT LSR 11-102 Index, LCD 9-615 Indicators (see System Indicator Lights) Indicators and Controls, LCD 9-402 Initial Program Load Disk 8-111 Flowchart 8-307 Initial Selection Diagram, Data Recorder 10-204 Initial Selection Diagram, Keyboard-Console 7-206 Initial Selection Diagram, Printer and LCD 9-204 Insert and Test Characters Diagram 5-124 Insert and Test Characters Flowchart 5-122 Insert and Test Characters Timing Chart 5-120 Instruction Code Table 1-102 Instruction Cycle Table 1-103 Instruction Decode, CRT 11-207 Instruction/Functional Signal Reference 5-005 Instruction Register, Printer 9-205 Instruction Table 1-101 Integrated Maintenance Package 1-201 Interface, Disk 8-205 Interface Lines, Data Recorder 10-203 Interrupt Diagram 5-262 Interrupt Flowchart 5-260 Interrupt Level, Keyboard 7-115 Interrupt Request Diagram, Keyboard 7-311 Invalid Address Diagram 2-050 Invalid Command Check, LCD 9-522 Invalid Command, Printer 9-111 Invalid Device Address Diagram 2-150 Invalid Op Code Diagram 2-130 I/O Condition A, Disk 8-252 I/O Condition B, Disk 8-252 I/O Control Fields 1-110 Disk Control Dield 1-110 Ledger Card Device 9-403 Printer Command Byte 1-110

5406-Index 5406 FETMM (6/71) X-3

I/O Interface Lines Diagram 4-100 I/O LSR Select Check Diagram 2-020 I-Op Cycle Diagram 5-012 I-Op Cycle Flowchart 5-010 I-Op Cycle Timing Chart 5-014 IPL (see Initial Program Load) I-Q Cycle Diagram 5-012 I-Q Cycle Flowchart 5-010 I-Q Cycle Timing Chart 5-014 I-R Cycle Diagram 5-022 I-R Cycle Diagram 5-020 Isolation of ac and dc Ground 1-504 I-X Cycle Diagram 5-044 I-X Cycle Flowchart 5-042 I-X Cycle Flowchart 5-042 I-X Cycle Timing Chart 5-040	
Jack Plug, APLD 1-207 Jump on Condition Flowchart 5-140 Jumper Wires 1-208	
Key Identification System 7-103 Key Operation, Programmed Flowchart 7-310 Keyboard 7-102	
Back Space Key 7-107 Command Keys 7-107 Enter + Key 7-107 Enter - Key 7-107 Erase Key 7-107 Function Keys 7-106 Inquiry Request Switch 7-107 Key Functions 7-106 Key Identification System 7-103 Key Operation 7-103 Numeric Keyboard Keys 7-106 Program Start Key 7-107 Return Key 7-107 Shift Key 7-107 Space Bar 7-107 Tab Key 7-107 Weighted Codes 7-104, 7-105, 7-106 Keyboard Attachment 7-115 Keyboard to CPU Interface 7-115 Keyboard Encode Board 7-203 Keyboard Interrupt Request Diagram 7-311 Keyboard Maintenance 1-409 Keyboard Removal 1-409	
Last Printable Line 0.404	

Last Printable Line 9-404
Last Printable Line Counter 9-404

\sim
Ledger Card Device 9-102
Ledger Card Device Attachment (LCD) 9-401
Ledger Card Device Single Shot Locations 1-410
Ledger Card Format 9-401
Lights, Console 1-202
Line Finder Mark 9-401
Line Finder Mark Check 9-522
Line Finder Mark Detection 9-404
LIO (see Load I/O)
LLAR (see Local Storage Registers, Printer)
Load Address Flowchart 5-190
Load I/O-CPU
Diagram 5-162
Flowchart 5-160
Load I/O-CRT
Description 11-104
Flowchart 11-302
Instruction Format 11-104
Timing Chart 11-303
Load I/O—Data Recorder
Description 10-113
Error Conditions 10-113
Flowchart 10-302
Instruction Format 10-113
Parity 10-113
Q Byte 10-113
Timing Chart 10-303
Load I/O–Disk
Description 8-107
Diagnostic 8-107
Instruction Format 8-107
Load I/O—Keyboard-Console
Description 7-116
Field/Operation Lights 7-117
Flowchart 7-302, 7-303 Instruction Format 7-116
Timing Chart 7-305
Turn off Command Lights 7-117 Turn on Command Lights 7-116
Load I/O—Printer and LCD
Control Bits 9-105
Description 9-105
Error Conditions 9-105
Flowchart 9-302
Instruction Format 9-105
Operand Address 9-105
Parity 9-105
Q Byte 9-105
Timing Chart 9-303
Load I/O Reference Table 1-105
Load Register Diagram 5-062

Load Register Flowchart 5-060

Load Register Timing Chart 5-060 Local Storage Register Chart 1-114 Local Storage Register Control Diagram 4-073 Local Storage Register (Dual Programming Feature) Diagram 4-074 Local Storage Register Parity Diagram 2-030 Local Storage Register Select Diagram 4-072 Local Storage Register Select (I/O) Diagram 4-076 Local Storage Registers 4-070 Local Storage Registers (LSR), Disk Disk File Control Register (DFCR) 8-105 Disk File Data Register (DFDR) 8-105 Local Storage Registers, LCD 9-402 Local Storage Registers, Printer 9-102 Locate Line Address Register 9-102, 9-402 Print Command Address Register 9-102, 9-402 Print Data Address Registers 9-102, 9-402 Shared Registers 9-102 Locate Line Counter, LCD 9-404 Locations 1-601 Logic Gate Locations 1-602 LSR (see Locate Storage Register) LSR Address 65 and 961 Increment Check, CRT 11-209 LSR Addressing, CRT 11-101 LSR Select, CRT 11-207 LSR Select, Data Recorder 10-209 LSR Select Diagram, Data Recorder 10-208 LSR Select, LCD 9-515 LSR Select, Printer 9-205

Machine Cycle Table 1-103 Maintenance Analysis Procedure Charts 1-201 Maintenance, Scheduled 1-301 MAP Charts (see Maintenance Analysis Procedure Charts) Margin Check, Printer 9-110 Matrix Counter, Printer 9-209 Matrix Printing Principle 9-101 Memory Organization, Data Recorder 10-103 Monolithic System Technology Maintenance 1-401 Monolithic Technology Cards 1-401 Move Characters Diagram 5-082 Move Characters Flowchart 5-080 Move Characters Timing Chart 5-084 Move Hex Character Diagram 5-072 Move Hex Character Flowchart 5-070 Move Logical Immediate Diagram 5-094 MST Card Maintenance 1-401 MST Cards 1-401 MST Regulators 1-501 MST Voltage Levels 1-207 Multi-function Register, Data Recorder 10-207

Next Printable Line, LCD 9-404 Print Mechanism, Data Recorder 10-105 N Byte, Disk 8-105 Print Operation Flowchart 9-336, 9-337, 9-339 Print Operation Timing Chart 9-340, 9-341 Numeric Keyboard Keys 7-106 Printer Attachment 9-101 Printer Character Set 9-102 Offline Operation, Data Recorder 10-103 Printer Commands 9-103 Online Operation, Data Recorder 10-107 Printer Commands Diagram 9-206 Op and Q Register Decode Diagram 4-105 Printer Configurations 9-101 Printer Data Bus Out Check 9-111 Op and Q Register Parity Diagram 2-120 Operations, Disk Printer Error Recovery 9-110, 9-111 Printer Functions 9-101 Initial Program Load 8-307 Printer Invalid Command 9-111 Read Data 8-335 Read Identifier 8-348 Printer Operations 9-103 Bit Structure 9-103 Seek 8-313 Command Chaining 9-103 Start I/O 8-310 Count Byte 9-104 Write Data 8-326 Element Positioning 9-104 Write Identifier 8-317 Forms Recognition 9-104 Operations, LCD 9-402, 9-601 Line Printing 9-104 Operator's Console, Disk 8-102, 8-103 Overlapping Commands 9-103 Operator's Controls (see Console) Performing Operations 9-103 Printer Commands 9-103 P Bit Generation Diagram 4-012 Requirements 9-104 Panel, Locations 1-601 Restrictions 9-104 Parallel Parity Check, Disk 8-228 Printer Single Shot Locations 1-410 PCAR (see Local Storage Registers, Printer) Printer Single Shots 9-203 PDAR (see Local Storage Registers, Printer) Printing Principle 9-100 Phase Generator, Disk 8-244 Priority, Cycle Steal 4-064 Pin Extenders 1-209 Probe, Diagnostic 1-208 PM Chart 1-301 Processor Check 2-010 Power Box Locations 1-604 A/B Register Parity 2-090 Power Channel 1-605 ALU Parity 2-100 Power Chart 1-503 Carry Check 2-070 Power Controls Location 1-604 Channel P Check 2-140 Power On/Off Sequence Flowchart 6-010 DBI Parity 2-080 Power Requirements 1-501 DBO Parity 2-110 Power Sequencing 1-501, 6-010, 6-011 Invalid Address 2-050 Power Supply Adjustments 1-501, 1-502 Invalid Device Address 2-150 Power Supply Locations 1-603 Invalid Op Code 2-130 Power Supply Outputs 1-501 I/O LSR Select Check 2-020 Power Supply Test Points 1-503 Op and Q Register Parity 2-120 Preventive Maintenance 1-301 SAR Parity 2-040 Primary Index Flowchart, Printer 9-334 SDR Parity 2-060 Primary Skip Flowchart, Printer 9-332, 9-333 Program Control, Data Recorder 10-105 Primary Vertical Index Command, Printer 9-103 Program Instructions, LCD 9-402 Primary Vertical Skip Command, Printer 9-103 Programmed Key Operation Flowchart 7-310 Print Controls Diagram 9-209 Punch Operation, Data Recorder 10-111 Print Data Register 9-209 Punch Operation Diagram, (5496) 10-110 Print Element Positioning 9-104 Punch Operation Diagram, Data Recorder 10-312 Print Hammer Selection Diagram 9-210 Punch Operation Flowchart, Data Recorder 10-313 Print Marks, Ledger Card Device 9-102

Read All Line Finder Marks, LCD 9-626 Read Back and Eject, LCD 9-619 Read Mark Check, LCD 9-522 Read Only Storage Module 9-209 Read Operation, (5496) 10-109 Read Operation Diagram, (5496) 10-108 Read Operation Diagram, Data Recorder 10-308 Read Operation Flowchart, Data Recorder 10-309 Read Operation Timing Chart, Data Recorder 10-311 Register Diagram, Data Recorder 10-206 Regulator Stack Location 1-603 Regulators, MST 1-501 Reset Display, CRT 11-209 Run Controls 4-035, 4-036, 4-037, 4-038 ROS Check, Printer 9-111 ROS Module Decoding 9-210 S Byte, Disk 8-104 Scheduled Maintenance 1-301 Secondary Index Flowchart 9-335 Secondary Vertical Index Command, Printer 9-103 Sector, Disk 8-104 Seek Time Out Counter 8-210, 8-212 Sense Amp Check, LCD 9-522 Sense I/O-CPU CPU Sense 1-111 Diagram 5-172 Flowchart 5-170 Sense I/O-CRT Description 11-106 Flowchart 11-306 Instruction Format 11-106 Status Bytes 11-106 Timing Chart 11-307 Sense I/O-Data Recorder Description 10-116 Error Conditions 10-116 Flowchart 10-306 Instruction Format 10-116 Parity 10-116 Q Byte 10-116 Sense Bytes 10-116 Timing Chart 10-307 Sense I/O-Disk

Description 8-109

Instruction Format 8-109

Status Bits 8-109, 8-110

Q Register, Op Register Decode Diagram 4-105

Print Mechanism, Data Recorder 10-105

Punch Operation Timing Chart, Data Recorder 10-315

Diagnostic Data Operation 10-316

5406-Index

Start I/O-Data Recorder (Continued) Error Conditions 10-117 Instruction Format 10-117 Parity 10-117 Punch Operation 10-312, 10-313 Q Byte 10-117 Read Operation 10-308, 10-309 Start I/O-Disk Description 8-111 Instruction Format 8-111 Read Data 8-111 Read Diagnostic 8-111 Read Identifier 8-111 Read IPL 8-111 Read Verify 8-111 Scan Equal 8-111 Scan High or Equal 8-111 Scan Low or Equal 8-111 Seek 8-111 Write Data 8-111 Write Identifier 8-111 Start I/O-Keyboard-Console Description 7-119 Flowchart 7-308 Instruction Format 7-119 Timing Chart 7-309 Start I/O-Printer and LCD Command Byte 9-109 Description 9-109 Error Conditions 9-109 Flowchart 9-308 Instruction Format 9-109 I-R Byte 9-109 Parity 9-109 Q Byte 9-109 Timing Chart 9-309 Start I/O Reference Table 1-106 Stepper Motor Controls Diagram, Printer 9-208 Stepper Motor Start-Move Right Flowchart, Printer 9-310, 9-311 Stepper Motor Start Timing Chart, Printer 9-313 Stepper Motor Stopping Flowchart, Printer 9-320, 9-321 Stepper Motor Stopping Timing Chart, Printer 9-322, 9-323 Storage Data Flow 3-020 Storage Delay Clock and Timing Diagram 4-082 Storage Module Maintenance 1-401 Array Failures 1-404 Array Replacement 1-404, 1-405 Circuit Failure Patterns 1-403 Continuity Check of XY Drive Lines 1-404 Defective Cores 1-406

Drive Line Shorts 1-405

Storage Module Maintenance (Continued) Fault Location 1-402 Intermittent Failures 1-406 Locating an Open Diode 1-404 Replacing an Open Diode 1-405 Scope Pictures 1-406 through 1-408C Strobe Setting Reoptimization 1-406 Strobe Settings 1-401 XYZ Drive Voltage Reoptimization 1-406 -30V Power Supply 1-401 Storage Unit Diagram 4-080 Store Register Diagram 5-062 Store Register Flowchart 5-060 Store Register Timing Chart 5-064 Subtract Logical Characters Diagram 5-082 Subtract Logical Characters Flowchart 5-080 Subtract Logical Characters Timing Chart 5-084 Subtract Zoned Decimal Diagram 5-104 Subtract Zoned Decimal Flowchart 5-100 Subtract Zoned Decimal Timing Chart 5-106 Switches, System (see System Control Switches) Sync Check, Printer 9-111 Sync Detection, Disk 8-226 System Control Switches—Keyboard-Console 7-108 Data Recorder 7-108 Disk Drive 1 and Disk Drive 2 7-108 Disk Select 7-108 Inquiry Request 7-108 Power 7-108 Program Load 7-108 System Start 7-108 System Control Switches-System Maintenance Data Recorder 1-203 Disk Drive 1-203 Disk Select 1-203 Inquiry Request 1-203 Lamp Test 1-202 Power On/Off 1-203 Program Load 1-203 System Start 1-203 System Indicator Lights-Keyboard-Console 7-108 Command Key 7-109 Field/Operation 7-109 Halt Code 7-109 I/O Attention 7-109 Keyboard Ready 7-109 Power On 7-109 Processor Check 7-109 Stop 7-109

System Indicator Lights—System Maintenance	Test I/O-Data Recorder
Command Key 1-202	Description 10-114
Field/Operation 1-202	Error Conditions 10-114
Halt Code 1-202	Flowchart 10-304
I/O Attention 1-202	Instruction Format 10-114
Keyboard Ready 1-202	Parity 10-114
Power On 1-202	Q Byte 10-114
Processor Check 1-202	Timing Chart 10-305
Stop 1-202	Test I/O—Disk
System Reset Diagram 5-222	Busy 8-108
System Reset Flowchart 5-220	Description 8-108
System Reset Timing Chart 5-224	Error Conditions 8-108
System/3 Data Flow 1-114	Instruction Format 8-108
	Not Read or Error 8-108
	Test I/O-Keyboard-Console 7-117
Tab Command, Printer 9-103	Test I/O—Printer and LCD
Tab Left Flowchart, Printer 9-328, 9-329, 9-331	Branch to Address 9-106
Tab Right Flowchart, Printer 9-324, 9-325, 9-327	Description 9-106
Tape Cassette (see Alternate Program Load Device)	Error Conditions 9-106
Test Bits On/Off Masked Diagram 5-052	Flowchart 9-304
Test Bits On/Off Masked Flowchart 5-050	Instruction Format 9-106
Test I/O-CPU	Parity 9-106
Flowchart 5-180	Q Byte 9-106
Test I/O-CRT	Timing Chart 9-305
CRT Busy 11-105	Test I/O Reference Table 1-104
CRT Check 11-105	Tie Down List 1-119
Description 11-105	CPU 1-119
Flowchart 11-304	CRT 1-119
Instruction Format 11-105	Disk 1-119
Timing Chart 11-305	Timing, CPU 1-113

Timing Signals, CRT 11-102
Reset Display 11-102
Start Character Generator 11-102
Step Display 11-102
TIO (see Test I/O)
Translator, DBI 4-060
Translator, DBO 4-065
Typamatic Operation 7-316

Use Meter Single Shot 1-410

Vertical Cycle Check, Printer 9-111
Vertical Forms Control 9-101
Voltage Regulator Cards 1-502

Weighted Codes, Keyboard 7-104, 7-105, 7-106

Zero and Add Zoned Diagram 5-104
Zero and Add Zoned Flowchart 5-100
Zero and Add Zoned Timing Chart 5-106

2222 Model 1 Printer 9-101 2222 Model 2 Printer 9-101 5213 Model 1 Printer 9-101 5213 Model 2 Printer 9-101 5213 Model 3 Printer 9-101

5406-Index

TNL SN34-0043 to SY34-0022-1

READER'S COMMENT FORM

System/3 Model 6 5406 Processing Unit and Attachments Order No. SY34-0022-1

•	Your comments, accompanied by answers to the following questions, help us produce better publications for your use. If your answer to a question is "No" or requires qualification, please explain in the space provided below. Comments and suggestions become the property of IBM.
	Yes No
0	Does this publication meet your needs?
	Did you find the material:
	Easy to read and understand?
	Organized for convenient use?
	Complete?
	Well illustrated?
	Written for your technical level?
	What is your occupation?
0	How do you use this publication?
	As an introduction to the subject? As an instructor in a class?
	For advanced knowledge of the subject? As a student in a class?
	For information about operating procedures? As a reference manual?
	Other
	Please give specific page and line references with your comments when appropriate. If you wish a reply, be sure to include your name and address.
	is you will a repry, be bare to merade your name and address.

COMMENTS:

READER'S COMMENT FORM

System/3 Model 6 5406 Processing Unit and Attachments Order No. S Y34-0022-1

Does this publication meet your needs? Did you find the material:	Yes	No	
Easy to read and understand?			
Organized for convenient use?		. 🖺	
Complete?			
Well illustrated?			
Written for your technical level?			
What is your occupation?	· · · · · · · · · · · · · · · · · · ·		
How do you use this publication?			
As an introduction to the subject?		As an instructor in a	class?
For advanced knowledge of the subject?		As a student in a class	s?

COMMENTS:

• Thank you for your cooperation. No postage necessary if mailed in the U.S.A.

YOUR COMMENTS, PLEASE...

Your answers to the questions on the back of this form, together with your comments, will help us produce better publications for your use. Each reply will be carefully reviewed by the persons responsible for writing and publishing this material. All comments and suggestions become the property of IBM.

Note: Please direct any requests for copies of publications, or for assistance in using your IBM system, to your IBM representative or to the IBM branch office serving your locality.

Fold

Fold

FIRST CLASS PERMIT NO. 110 BOCA RATON, FLA

BUSINESS REPLY MAIL

NO POSTAGE STAMP NECESSARY IF MAILED IN THE UNITED STATES

POSTAGE WILL BE PAID BY . . .

IBM Corporation
General Systems Division
Boca Raton, Florida 33432

Attention: Systems Publications, Department 707

Fold

Fold

0

International Business Machines Corporation Data Processing Division 1133 Westchester Avenue, White Plains, New York 10604 [U.S.A. only]

IBM World Trade Corporation 821 United Nations Plaza, New York, New York 10017 [International] SY34-0022-1

YOUR COMMENTS, PLÈASE...

Your answers to the questions on the back of this form, together with your comments, will help us produce better publications for your use. Each reply will be carefully reviewed by the persons responsible for writing and publishing this material. All comments and suggestions become the property of IBM.

Note: Please direct any requests for copies of publications, or for assistance in using your IBM system, to your IBM representative or to the IBM branch office serving your locality.

Fold

10


FIRST CLASS
PERMIT NO. 110
BOCA RATON, FLA
33432

BUSINESS REPLY MAIL

NO POSTAGE STAMP NECESSARY IF MAILED IN THE UNITED STATES

POSTAGE WILL BE PAID BY . . .

IBM Corporation General Systems Division Boca Raton, Florida 33432



Attention: Systems Publications, Department 707

Fold

Fold

KIBIMI

International Business Machines Corporation
Data Processing Division
1133 Westchester Avenue, White Plains, New York 10604
[U.S.A. only]

IBM World Trade Corporation 821 United Notice Plants [Internation all Thank you for your cooperation. No postage nec

SY34-0022-1

International Business Machines Corporation
Data Processing Division
1133 Westchester Avenue, White Plains, New York 10604
[U.S.A. only]

IBM World Trade Corporation 821 United Nations Plaza, New York, New York 10017 [International]